From: Icenowy Zheng <icenowy@aosc.xyz> To: Bin Liu <b-liu@ti.com> Cc: "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>, "linux-usb@vger.kernel.org" <linux-usb@vger.kernel.org>, "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>, Kishon Vijay Abraham I <kishon@ti.com>, Chen-Yu Tsai <wens@csie.org>, Maxime Ripard <maxime.ripard@free-electrons.com>, "linux-arm-kernel@lists.infradead.org" <linux-arm-kernel@lists.infradead.org> Subject: Re: [PATCH 4/4] ARM: dts: sun8i: add OTG function to Lichee Pi Zero Date: Thu, 12 Jan 2017 04:13:34 +0800 [thread overview] Message-ID: <418251484165614@web21h.yandex.ru> (raw) In-Reply-To: <20170111200811.GA16865@uda0271908> 12.01.2017, 04:08, "Bin Liu" <b-liu@ti.com>: > On Thu, Jan 12, 2017 at 03:55:33AM +0800, Icenowy Zheng wrote: >> 11.01.2017, 04:24, "Bin Liu" <b-liu@ti.com>: >> > On Tue, Jan 03, 2017 at 11:25:34PM +0800, Icenowy Zheng wrote: >> >> Lichee Pi Zero features a USB OTG port. >> >> >> >> Add support for it. >> >> >> >> Note: in order to use the Host mode, the board must be powered via the >> >> +5V and GND pins. >> >> >> >> Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz> >> >> --- >> >> arch/arm/boot/dts/sun8i-v3s-licheepi-zero.dts | 10 ++++++++++ >> >> 1 file changed, 10 insertions(+) >> >> >> >> diff --git a/arch/arm/boot/dts/sun8i-v3s-licheepi-zero.dts b/arch/arm/boot/dts/sun8i-v3s-licheepi-zero.dts >> >> index 0099affc6ce3..3d9168cbaeca 100644 >> >> --- a/arch/arm/boot/dts/sun8i-v3s-licheepi-zero.dts >> >> +++ b/arch/arm/boot/dts/sun8i-v3s-licheepi-zero.dts >> >> @@ -71,3 +71,13 @@ >> >> pinctrl-names = "default"; >> >> status = "okay"; >> >> }; >> >> + >> >> +&usb_otg { >> >> + dr_mode = "otg"; >> > >> > Why not set this default mode in dtsi instead? >> > >> > Regards, >> > -Bin. >> >> There's possibly boards which do not have OTG functions. > > That is board specific. > > You'd better to define the default dr_mode which the musb _controller_ > supports in the dtsi, and then override it in a specific board dts if > necessary. Is there MUSB controllers which do not support a certain mode? (I remembered my omap3-n900 which do not work under OTG mode...) > > Regards, > -Bin. > >> Even the official CDR design of V3s uses the USB controller to >> connect a UVC webcam to make the design a dual-cam design >> (V3s itself has a CSI). >> >> > >> >> + status = "okay"; >> >> +}; >> >> + >> >> +&usbphy { >> >> + usb0_id_det-gpio = <&pio 5 6 GPIO_ACTIVE_HIGH>; >> >> + status = "okay"; >> >> +}; >> >> -- >> >> 2.11.0 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: icenowy@aosc.xyz (Icenowy Zheng) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH 4/4] ARM: dts: sun8i: add OTG function to Lichee Pi Zero Date: Thu, 12 Jan 2017 04:13:34 +0800 [thread overview] Message-ID: <418251484165614@web21h.yandex.ru> (raw) In-Reply-To: <20170111200811.GA16865@uda0271908> 12.01.2017, 04:08, "Bin Liu" <b-liu@ti.com>: > On Thu, Jan 12, 2017 at 03:55:33AM +0800, Icenowy Zheng wrote: >> ?11.01.2017, 04:24, "Bin Liu" <b-liu@ti.com>: >> ?> On Tue, Jan 03, 2017 at 11:25:34PM +0800, Icenowy Zheng wrote: >> ?>> ?Lichee Pi Zero features a USB OTG port. >> ?>> >> ?>> ?Add support for it. >> ?>> >> ?>> ?Note: in order to use the Host mode, the board must be powered via the >> ?>> ?+5V and GND pins. >> ?>> >> ?>> ?Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz> >> ?>> ?--- >> ?>> ??arch/arm/boot/dts/sun8i-v3s-licheepi-zero.dts | 10 ++++++++++ >> ?>> ??1 file changed, 10 insertions(+) >> ?>> >> ?>> ?diff --git a/arch/arm/boot/dts/sun8i-v3s-licheepi-zero.dts b/arch/arm/boot/dts/sun8i-v3s-licheepi-zero.dts >> ?>> ?index 0099affc6ce3..3d9168cbaeca 100644 >> ?>> ?--- a/arch/arm/boot/dts/sun8i-v3s-licheepi-zero.dts >> ?>> ?+++ b/arch/arm/boot/dts/sun8i-v3s-licheepi-zero.dts >> ?>> ?@@ -71,3 +71,13 @@ >> ?>> ??????????pinctrl-names = "default"; >> ?>> ??????????status = "okay"; >> ?>> ??}; >> ?>> ?+ >> ?>> ?+&usb_otg { >> ?>> ?+ dr_mode = "otg"; >> ?> >> ?> Why not set this default mode in dtsi instead? >> ?> >> ?> Regards, >> ?> -Bin. >> >> ?There's possibly boards which do not have OTG functions. > > That is board specific. > > You'd better to define the default dr_mode which the musb _controller_ > supports in the dtsi, and then override it in a specific board dts if > necessary. Is there MUSB controllers which do not support a certain mode? (I remembered my omap3-n900 which do not work under OTG mode...) > > Regards, > -Bin. > >> ?Even the official CDR design of V3s uses the USB controller to >> ?connect a UVC webcam to make the design a dual-cam design >> ?(V3s itself has a CSI). >> >> ?> >> ?>> ?+ status = "okay"; >> ?>> ?+}; >> ?>> ?+ >> ?>> ?+&usbphy { >> ?>> ?+ usb0_id_det-gpio = <&pio 5 6 GPIO_ACTIVE_HIGH>; >> ?>> ?+ status = "okay"; >> ?>> ?+}; >> ?>> ?-- >> ?>> ?2.11.0
next prev parent reply other threads:[~2017-01-11 20:13 UTC|newest] Thread overview: 50+ messages / expand[flat|nested] mbox.gz Atom feed top 2017-01-03 15:25 [PATCH 0/4] Add support for the USB OTG function of Allwinner V3s Icenowy Zheng 2017-01-03 15:25 ` Icenowy Zheng 2017-01-03 15:25 ` [PATCH 1/4] phy: sun4i-usb: add support for V3s USB PHY Icenowy Zheng 2017-01-03 15:25 ` Icenowy Zheng 2017-01-06 13:56 ` Maxime Ripard 2017-01-06 13:56 ` Maxime Ripard 2017-01-06 13:56 ` Maxime Ripard 2017-01-16 9:06 ` Kishon Vijay Abraham I 2017-01-16 9:06 ` Kishon Vijay Abraham I 2017-01-16 9:06 ` Kishon Vijay Abraham I 2017-01-03 15:25 ` [PATCH 2/4] musb: sunxi: add support for the variant in H3/V3s SoC Icenowy Zheng 2017-01-03 15:25 ` Icenowy Zheng 2017-01-06 13:57 ` Maxime Ripard 2017-01-06 13:57 ` Maxime Ripard 2017-01-06 13:57 ` Maxime Ripard 2017-01-17 14:38 ` Bin Liu 2017-01-17 14:38 ` Bin Liu 2017-01-17 14:38 ` Bin Liu 2017-01-03 15:25 ` [PATCH 3/4] ARM: dts: sunxi: add usb_otg and usbphy node for V3s SoC Icenowy Zheng 2017-01-03 15:25 ` Icenowy Zheng 2017-01-06 14:19 ` Maxime Ripard 2017-01-06 14:19 ` Maxime Ripard 2017-01-06 14:19 ` Maxime Ripard 2017-01-03 15:25 ` [PATCH 4/4] ARM: dts: sun8i: add OTG function to Lichee Pi Zero Icenowy Zheng 2017-01-03 15:25 ` Icenowy Zheng 2017-01-10 20:24 ` Bin Liu 2017-01-10 20:24 ` Bin Liu 2017-01-10 20:24 ` Bin Liu 2017-01-11 19:55 ` Icenowy Zheng 2017-01-11 19:55 ` Icenowy Zheng 2017-01-11 20:08 ` Bin Liu 2017-01-11 20:08 ` Bin Liu 2017-01-11 20:08 ` Bin Liu 2017-01-11 20:13 ` Icenowy Zheng [this message] 2017-01-11 20:13 ` Icenowy Zheng 2017-01-11 20:33 ` Bin Liu 2017-01-11 20:33 ` Bin Liu 2017-01-11 20:33 ` Bin Liu 2017-01-11 21:06 ` Maxime Ripard 2017-01-11 21:06 ` Maxime Ripard 2017-01-11 21:06 ` Maxime Ripard 2017-01-12 14:50 ` Bin Liu 2017-01-12 14:50 ` Bin Liu 2017-01-12 14:50 ` Bin Liu 2017-01-12 17:39 ` Maxime Ripard 2017-01-12 17:39 ` Maxime Ripard 2017-01-12 17:39 ` Maxime Ripard 2017-01-13 21:00 ` Bin Liu 2017-01-13 21:00 ` Bin Liu 2017-01-13 21:00 ` Bin Liu
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=418251484165614@web21h.yandex.ru \ --to=icenowy@aosc.xyz \ --cc=b-liu@ti.com \ --cc=devicetree@vger.kernel.org \ --cc=kishon@ti.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-usb@vger.kernel.org \ --cc=maxime.ripard@free-electrons.com \ --cc=wens@csie.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.