All of lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH] Fix QUICC Engine SDMA setup errors
@ 2007-03-27 14:46 Chuck Meade
  2007-03-29 19:43 ` Kumar Gala
  0 siblings, 1 reply; 2+ messages in thread
From: Chuck Meade @ 2007-03-27 14:46 UTC (permalink / raw)
  To: galak; +Cc: linuxppc-dev

Correct the alignment of the internal buffer used by the QUICC Engine
SDMA controller to 4Kbytes.  Correct the shift direction in the logic
that sets up the SDMR register for the QUICC Engine SDMA controller.

Signed-off-by: Chuck Meade <chuckmeade@mindspring.com>
---
In addition to fixing the bugs, this version of this patch addresses
Segher's concerns about fixing the line break placement.  It also
addresses Leo's concerns about using the more accurate term
"QUICC Engine" rather than "MPC83xx" in the subject and header.

  arch/powerpc/sysdev/qe_lib/qe.c |    6 +++---
  1 files changed, 3 insertions(+), 3 deletions(-)

diff -uprN a/arch/powerpc/sysdev/qe_lib/qe.c b/arch/powerpc/sysdev/qe_lib/qe.c
--- a/arch/powerpc/sysdev/qe_lib/qe.c	2007-01-13 09:37:03.000000000 -0500
+++ b/arch/powerpc/sysdev/qe_lib/qe.c	2007-03-27 09:51:23.000000000 -0400
@@ -251,13 +251,13 @@ static int qe_sdma_init(void)

  	/* allocate 2 internal temporary buffers (512 bytes size each) for
  	 * the SDMA */
-	sdma_buf_offset = qe_muram_alloc(512 * 2, 64);
+	sdma_buf_offset = qe_muram_alloc(512 * 2, 4096);
  	if (IS_MURAM_ERR(sdma_buf_offset))
  		return -ENOMEM;

  	out_be32(&sdma->sdebcr, sdma_buf_offset & QE_SDEBCR_BA_MASK);
-	out_be32(&sdma->sdmr, (QE_SDMR_GLB_1_MSK | (0x1 >>
-					QE_SDMR_CEN_SHIFT)));
+	out_be32(&sdma->sdmr, (QE_SDMR_GLB_1_MSK |
+					(0x1 << QE_SDMR_CEN_SHIFT)));

  	return 0;
  }

^ permalink raw reply	[flat|nested] 2+ messages in thread

* Re: [PATCH] Fix QUICC Engine SDMA setup errors
  2007-03-27 14:46 [PATCH] Fix QUICC Engine SDMA setup errors Chuck Meade
@ 2007-03-29 19:43 ` Kumar Gala
  0 siblings, 0 replies; 2+ messages in thread
From: Kumar Gala @ 2007-03-29 19:43 UTC (permalink / raw)
  To: Chuck Meade; +Cc: linuxppc-dev

On Tue, 27 Mar 2007, Chuck Meade wrote:

> Correct the alignment of the internal buffer used by the QUICC Engine
> SDMA controller to 4Kbytes.  Correct the shift direction in the logic
> that sets up the SDMR register for the QUICC Engine SDMA controller.
>
> Signed-off-by: Chuck Meade <chuckmeade@mindspring.com>
> ---
> In addition to fixing the bugs, this version of this patch addresses
> Segher's concerns about fixing the line break placement.  It also
> addresses Leo's concerns about using the more accurate term
> "QUICC Engine" rather than "MPC83xx" in the subject and header.
>
>  arch/powerpc/sysdev/qe_lib/qe.c |    6 +++---
>  1 files changed, 3 insertions(+), 3 deletions(-)

applied.

- k

^ permalink raw reply	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2007-03-29 19:47 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2007-03-27 14:46 [PATCH] Fix QUICC Engine SDMA setup errors Chuck Meade
2007-03-29 19:43 ` Kumar Gala

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.