All of lore.kernel.org
 help / color / mirror / Atom feed
From: Robert Hancock <hancockrwd@gmail.com>
To: Theodore Tso <tytso@mit.edu>
Cc: Alex Buell <alex.buell@munted.org.uk>,
	Jeff Garzik <jeff@garzik.org>,
	linux-kernel@vger.kernel.org,
	Matthew Wilcox <willy@linux.intel.com>,
	Linux IDE mailing list <linux-ide@vger.kernel.org>
Subject: Re: No NCQ support on X61s Ultrabay?  (Intel ICH8 SATA controller question)
Date: Thu, 30 Apr 2009 22:21:08 -0600	[thread overview]
Message-ID: <49FA78B4.2070900@gmail.com> (raw)
In-Reply-To: <20090501025132.GA7275@mit.edu>

Theodore Tso wrote:
> On Thu, Apr 30, 2009 at 07:51:28PM -0600, Robert Hancock wrote:
>>> Thinking about this a bit more, I'll bet the problem is the BIOS
>>> setting is only affecting the primary SATA ports (which are being
>>> grabed by ahci) and not the SATA port in the Ultrabay slot (which is
>>> being picked up by either the ata_piix or piix driver).  Sigh...
>> dmesg and lspci -vv output might be useful..
> 
> Here you go...

I'm suspecting that that Ultrabay slot might be using the PATA ports on 
the chipset, with a PATA-SATA bridge chip or something. I haven't seen 
an Intel chipset with some SATA ports using AHCI and some in PIIX mode 
before, the ones I've seen with both had the PIIX mode driving PATA 
ports. If it is indeed bridged through PATA on that laptop, there's no 
way you're going to get any NCQ support on that slot.

I don't know why Lenovo would do that, as it would kind of cripple SATA 
drives in that slot, but hardware people do some bizarre things sometimes..

  reply	other threads:[~2009-05-01  4:21 UTC|newest]

Thread overview: 26+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2009-04-30  2:07 No NCQ support on X61s Ultrabay? (Intel ICH8 SATA controller question) Theodore Ts'o
2009-04-30  2:19 ` Tejun Heo
2009-04-30  2:27 ` Jeff Garzik
2009-04-30  7:33   ` Alex Buell
2009-04-30  7:45     ` Tejun Heo
2009-04-30 13:47       ` Alan Cox
2009-04-30 15:35         ` Matthew Wilcox
2009-04-30 15:47           ` Matthew Garrett
2009-05-01  1:49             ` Robert Hancock
2009-05-03  2:07               ` Tejun Heo
2009-05-03 20:50                 ` Robert Hancock
2009-05-03 22:35                   ` Jason Riedy
2009-04-30 11:34     ` Theodore Tso
2009-04-30 11:38       ` Theodore Tso
2009-05-01  1:51         ` Robert Hancock
2009-05-01  1:51           ` Robert Hancock
2009-05-01  2:51           ` Theodore Tso
2009-05-01  4:21             ` Robert Hancock [this message]
2009-05-01 11:35               ` Matthew Wilcox
2009-05-01 13:14                 ` Theodore Tso
2009-05-01 13:59                   ` Matthew Garrett
2009-05-01 13:59                     ` Matthew Garrett
2009-05-01 14:09                   ` Matthew Wilcox
2009-05-01 14:09                     ` Matthew Wilcox
2009-04-30 15:42       ` Henrique de Moraes Holschuh
2009-04-30 15:42         ` Henrique de Moraes Holschuh

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=49FA78B4.2070900@gmail.com \
    --to=hancockrwd@gmail.com \
    --cc=alex.buell@munted.org.uk \
    --cc=jeff@garzik.org \
    --cc=linux-ide@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=tytso@mit.edu \
    --cc=willy@linux.intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.