All of lore.kernel.org
 help / color / mirror / Atom feed
From: Robert Hancock <hancockrwd@gmail.com>
To: Tejun Heo <tj@kernel.org>
Cc: Matthew Garrett <mjg59@srcf.ucam.org>,
	Matthew Wilcox <willy@linux.intel.com>,
	Alan Cox <alan@lxorguk.ukuu.org.uk>,
	Alex Buell <alex.buell@munted.org.uk>,
	Jeff Garzik <jeff@garzik.org>, Theodore Ts'o <tytso@mit.edu>,
	linux-kernel@vger.kernel.org,
	Linux IDE mailing list <linux-ide@vger.kernel.org>
Subject: Re: No NCQ support on X61s Ultrabay?  (Intel ICH8 SATA controller question)
Date: Sun, 03 May 2009 14:50:23 -0600	[thread overview]
Message-ID: <49FE038F.2040704@gmail.com> (raw)
In-Reply-To: <49FCFC5D.5050303@kernel.org>

Tejun Heo wrote:
> Robert Hancock wrote:
>> Matthew Garrett wrote:
>>> On Thu, Apr 30, 2009 at 08:35:08AM -0700, Matthew Wilcox wrote:
>>>> On Thu, Apr 30, 2009 at 02:47:02PM +0100, Alan Cox wrote:
>>>>>> So, at the point of driver load, there just isn't much we can do about
>>>>>> the missing ABAR.  It's sad.  Dunno why some laptop manufacturers
>>>>>> still program the thing into piix mode.  :-(
>>>>> Forcing out of PIIX mode would need to go into the PCI quirks and be a
>>>>> boot option not a module one - at that point its doable as a header
>>>>> quirk.
>>>> I think Matthew Garrett already has code to do this.
>>> Yeah, but some testers reported that it broke after using it for a
>>> while. The most recent version I have is this:
>> We should likely have something like this in the kernel, but it should
>> default to off. For one thing, some machines seem to have BIOS code that
>> tries to poke the controller for some reason during suspend/shutdown
>> events, etc. which would likely go nuts if the controller was
>> unexpectedly in AHCI mode..
> 
> Maybe, I don't know.  Matthew's patch seems clean enough for upstream
> inclusion but I'm always a bit put off about including some feature
> which should default to off.  It never gets used and tested a lot thus
> ending up broken on many configurations further fueling the vicious
> cycle.  After the initial interested users passed, it just becomes
> dead weight none uses which often is quite annoying when trying to
> change code around it because nobody at that point knows on which
> configurations it worked and even whether it not working is a
> regression or expected behavior.

Well, it's a potential concern, but it's simple enough I doubt it would 
really result in much of a burden. Having the force-AHCI option in place 
would allow those interested to try it more easily and see just how 
widely this can be done without breaking things.. It all really depends 
on the BIOS implementation.

> 
> Given the wide variety of ich motherboards out in the wild and all
> their different BIOS revisions and the fact that NCQ or not doesn't
> make whole lot of difference for most desktop workload, I think why
> bother.  A few years back some vendors seemed to use it for product
> differentiation but nowadays it's just silly to disable ahci for that
> purpose.


  reply	other threads:[~2009-05-03 20:50 UTC|newest]

Thread overview: 26+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2009-04-30  2:07 No NCQ support on X61s Ultrabay? (Intel ICH8 SATA controller question) Theodore Ts'o
2009-04-30  2:19 ` Tejun Heo
2009-04-30  2:27 ` Jeff Garzik
2009-04-30  7:33   ` Alex Buell
2009-04-30  7:45     ` Tejun Heo
2009-04-30 13:47       ` Alan Cox
2009-04-30 15:35         ` Matthew Wilcox
2009-04-30 15:47           ` Matthew Garrett
2009-05-01  1:49             ` Robert Hancock
2009-05-03  2:07               ` Tejun Heo
2009-05-03 20:50                 ` Robert Hancock [this message]
2009-05-03 22:35                   ` Jason Riedy
2009-04-30 11:34     ` Theodore Tso
2009-04-30 11:38       ` Theodore Tso
2009-05-01  1:51         ` Robert Hancock
2009-05-01  1:51           ` Robert Hancock
2009-05-01  2:51           ` Theodore Tso
2009-05-01  4:21             ` Robert Hancock
2009-05-01 11:35               ` Matthew Wilcox
2009-05-01 13:14                 ` Theodore Tso
2009-05-01 13:59                   ` Matthew Garrett
2009-05-01 13:59                     ` Matthew Garrett
2009-05-01 14:09                   ` Matthew Wilcox
2009-05-01 14:09                     ` Matthew Wilcox
2009-04-30 15:42       ` Henrique de Moraes Holschuh
2009-04-30 15:42         ` Henrique de Moraes Holschuh

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=49FE038F.2040704@gmail.com \
    --to=hancockrwd@gmail.com \
    --cc=alan@lxorguk.ukuu.org.uk \
    --cc=alex.buell@munted.org.uk \
    --cc=jeff@garzik.org \
    --cc=linux-ide@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=mjg59@srcf.ucam.org \
    --cc=tj@kernel.org \
    --cc=tytso@mit.edu \
    --cc=willy@linux.intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.