All of lore.kernel.org
 help / color / mirror / Atom feed
* Freescale SEC1 and HMAC
@ 2014-04-24 13:22 leroy christophe
  0 siblings, 0 replies; only message in thread
From: leroy christophe @ 2014-04-24 13:22 UTC (permalink / raw)
  To: Kim Phillips; +Cc: linux-crypto

In the Talitos driver, there is a TALITOS_FTR_HMAC_OK flag which is set 
only for SEC2.1
Is there any reason for that ?

According to the doc, SEC2 and SEC1 all seems to support HMAC.
However I have tried it on SEC1 and it seems that it doesn't work 
properly when wanting to perform a continuation with several descriptors 
(which is the case for the last test vector).

And when reading the doc I get confused: the MPC885 Reference Manual 
describes a CONT bit in MDEU Mode Register to be used for implementing 
continuation mode. The bits seems to be properly set by the driver, but 
the result is not the one expected.
Then when I looks into the addendum document AN2912 "SEC Lite Descriptor 
Programmer's Guide", the CONT bit is not included in the mode register, 
and for the INT bit (which is supposed to be used to initialize for the 
first packet of a continuation) it is said it must be set to 1 at all time.

Do you know anything about that ?

Christophe

^ permalink raw reply	[flat|nested] only message in thread

only message in thread, other threads:[~2014-04-24 13:22 UTC | newest]

Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2014-04-24 13:22 Freescale SEC1 and HMAC leroy christophe

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.