All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Michel Dänzer" <michel@daenzer.net>
To: Stefan Lange <lange_stefan@gmx.net>
Cc: dri-devel@lists.freedesktop.org
Subject: Re: (UVD RS780 first impression)
Date: Wed, 27 Aug 2014 12:40:39 +0900	[thread overview]
Message-ID: <53FD5337.7000108@daenzer.net> (raw)
In-Reply-To: <53FC964C.6000108@gmx.net>

On 26.08.2014 23:14, Stefan Lange wrote:
> Hi,
>
> first of all: Thanks a lot for putting effort into this sort of ancient
> hardware, I'm really surprised in a very positive way to see open source
> UVD support happen on old R600 GPUs. I gave the recently posted patches
> a shot an here is my first impression:
>
> Kernel from uvd-r600-release branch compiles and boots fine
> (I also included the 3.16.1 and Con Kolivas' ck/BFS patch as well, I
> hope that was OK; I could give it a try without modifications as well,
> if that would help.)
>
> Mesa with the posted patch applied also compiled fine
>
> First tests with mplayer were not so successful, unfortunately:
> I tried "big buck bunny" with both software and hardwarde decoding.
> Software looks OK (as expected). Hardware decoding seems to work,
> mplayer doesn't complain and CPU usage also goes down significantly, the
> resulting image is distorted, however.
> I tried to get a screen shots to illustrate the issue, see attachment.
> Looks like part of the top is found at the bottom, and look sort of like
> an interlaced image.

Sounds like you're missing 
http://cgit.freedesktop.org/mesa/mesa/commit/?id=80771e47b6c1e47ab55f17311e1d4e227a9eb3d8 
.


-- 
Earthling Michel Dänzer            |                  http://www.amd.com
Libre software enthusiast          |                Mesa and X developer

  reply	other threads:[~2014-08-27  3:40 UTC|newest]

Thread overview: 18+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
     [not found] <UVD support for older ASICs>
2014-08-24 13:14 ` (unknown), Christian König
2014-08-24 13:14   ` [PATCH 1/6] drm/radeon: force UVD buffers into VRAM on RS[78]80 v2 Christian König
2014-08-25 17:14     ` Alex Deucher
2014-08-24 13:14   ` [PATCH 2/6] drm/radeon: properly init UVD MC bits on R600 Christian König
2014-08-24 13:14   ` [PATCH 3/6] drm/radeon: add set_uvd_clocks callback for r6xx v4 Christian König
2014-08-24 13:14   ` [PATCH 4/6] drm/radeon: add UVD support for older asics v4 Christian König
2014-08-24 13:14   ` [PATCH 5/6] drm/radeon: implement UVD hw workarounds for R6xx v3 Christian König
2014-08-24 13:14   ` [PATCH 6/6] drm/radeon: add UVD fw names for older asic Christian König
2014-08-24 13:34   ` Mike Lothian
2014-08-25  9:10     ` Re: Christian König
2014-08-26 14:14       ` (UVD RS780 first impression) Stefan Lange
2014-08-27  3:40         ` Michel Dänzer [this message]
2014-08-27  7:00           ` Christian König
2014-08-28 19:25             ` Stefan Lange
2014-08-30 15:58             ` Stefan Lange
2014-09-07 13:24       ` Markus Trippelsdorf
2014-09-08  3:47         ` Re: Alex Deucher
2014-09-08  7:13           ` Re: Markus Trippelsdorf

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=53FD5337.7000108@daenzer.net \
    --to=michel@daenzer.net \
    --cc=dri-devel@lists.freedesktop.org \
    --cc=lange_stefan@gmx.net \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.