From: Marc Zyngier <marc.zyngier@arm.com> To: Shannon Zhao <zhaoshenglong@huawei.com>, kvmarm@lists.cs.columbia.edu, christoffer.dall@linaro.org Cc: linux-arm-kernel@lists.infradead.org, kvm@vger.kernel.org, will.deacon@arm.com, wei@redhat.com, cov@codeaurora.org, shannon.zhao@linaro.org, peter.huangpeng@huawei.com, hangaohuai@huawei.com Subject: Re: [PATCH v12 03/21] KVM: ARM64: Add offset defines for PMU registers Date: Tue, 23 Feb 2016 08:33:13 +0000 [thread overview] Message-ID: <56CC1949.2020907@arm.com> (raw) In-Reply-To: <56CBBA06.4040902@huawei.com> On 23/02/16 01:46, Shannon Zhao wrote: > > > On 2016/2/23 1:51, Marc Zyngier wrote: >> On 22/02/16 09:37, Shannon Zhao wrote: >>> From: Shannon Zhao <shannon.zhao@linaro.org> >>> >>> We are about to trap and emulate accesses to each PMU register >>> individually. This adds the context offsets for the AArch64 PMU >>> registers. >>> >>> Signed-off-by: Shannon Zhao <shannon.zhao@linaro.org> >>> Reviewed-by: Marc Zyngier <marc.zyngier@arm.com> >>> Reviewed-by: Andrew Jones <drjones@redhat.com> >>> --- >>> arch/arm64/include/asm/kvm_host.h | 15 +++++++++++++++ >>> 1 file changed, 15 insertions(+) >>> >>> diff --git a/arch/arm64/include/asm/kvm_host.h b/arch/arm64/include/asm/kvm_host.h >>> index 6f0241f..6bab7fb 100644 >>> --- a/arch/arm64/include/asm/kvm_host.h >>> +++ b/arch/arm64/include/asm/kvm_host.h >>> @@ -115,6 +115,21 @@ enum vcpu_sysreg { >>> MDSCR_EL1, /* Monitor Debug System Control Register */ >>> MDCCINT_EL1, /* Monitor Debug Comms Channel Interrupt Enable Reg */ >>> >>> + /* Performance Monitors Registers */ >>> + PMCR_EL0, /* Control Register */ >>> + PMOVSSET_EL0, /* Overflow Flag Status Set Register */ >>> + PMSELR_EL0, /* Event Counter Selection Register */ >>> + PMEVCNTR0_EL0, /* Event Counter Register (0-30) */ >>> + PMEVCNTR30_EL0 = PMEVCNTR0_EL0 + 30, >>> + PMCCNTR_EL0, /* Cycle Counter Register */ >>> + PMEVTYPER0_EL0, /* Event Type Register (0-30) */ >>> + PMEVTYPER30_EL0 = PMEVTYPER0_EL0 + 30, >>> + PMCCFILTR_EL0, /* Cycle Count Filter Register */ >>> + PMCNTENSET_EL0, /* Count Enable Set Register */ >>> + PMINTENSET_EL1, /* Interrupt Enable Set Register */ >>> + PMUSERENR_EL0, /* User Enable Register */ >>> + PMSWINC_EL0, /* Software Increment Register */ >>> + >> >> I've just noticed a rather fundamental issue with this: this makes it >> impossible to bisect the whole series. >> > Ah, sorry. Will fix this. Thanks. > >> I was trying to pinpoint a performance regression with this series, and >> started bisecting. > You mean this series introduce a performance regression? Is there any > method to measure that? Then I can have a look too. I'm not quite sure this is related to this series. What I'm observing is that hackbench runs faster in a VM spawned with kvmtool than the same VM run with qemu. As in significantly faster (62 vs 55 seconds - 2 vcpus, 1GB memory). Given that hackbench doesn't do any IO, I don't really see why we should see a difference. I'll add support for the PMU to kvmtool today, and I'll be able to see if that has any impact. M. -- Jazz is not dead. It just smells funny...
WARNING: multiple messages have this Message-ID (diff)
From: marc.zyngier@arm.com (Marc Zyngier) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH v12 03/21] KVM: ARM64: Add offset defines for PMU registers Date: Tue, 23 Feb 2016 08:33:13 +0000 [thread overview] Message-ID: <56CC1949.2020907@arm.com> (raw) In-Reply-To: <56CBBA06.4040902@huawei.com> On 23/02/16 01:46, Shannon Zhao wrote: > > > On 2016/2/23 1:51, Marc Zyngier wrote: >> On 22/02/16 09:37, Shannon Zhao wrote: >>> From: Shannon Zhao <shannon.zhao@linaro.org> >>> >>> We are about to trap and emulate accesses to each PMU register >>> individually. This adds the context offsets for the AArch64 PMU >>> registers. >>> >>> Signed-off-by: Shannon Zhao <shannon.zhao@linaro.org> >>> Reviewed-by: Marc Zyngier <marc.zyngier@arm.com> >>> Reviewed-by: Andrew Jones <drjones@redhat.com> >>> --- >>> arch/arm64/include/asm/kvm_host.h | 15 +++++++++++++++ >>> 1 file changed, 15 insertions(+) >>> >>> diff --git a/arch/arm64/include/asm/kvm_host.h b/arch/arm64/include/asm/kvm_host.h >>> index 6f0241f..6bab7fb 100644 >>> --- a/arch/arm64/include/asm/kvm_host.h >>> +++ b/arch/arm64/include/asm/kvm_host.h >>> @@ -115,6 +115,21 @@ enum vcpu_sysreg { >>> MDSCR_EL1, /* Monitor Debug System Control Register */ >>> MDCCINT_EL1, /* Monitor Debug Comms Channel Interrupt Enable Reg */ >>> >>> + /* Performance Monitors Registers */ >>> + PMCR_EL0, /* Control Register */ >>> + PMOVSSET_EL0, /* Overflow Flag Status Set Register */ >>> + PMSELR_EL0, /* Event Counter Selection Register */ >>> + PMEVCNTR0_EL0, /* Event Counter Register (0-30) */ >>> + PMEVCNTR30_EL0 = PMEVCNTR0_EL0 + 30, >>> + PMCCNTR_EL0, /* Cycle Counter Register */ >>> + PMEVTYPER0_EL0, /* Event Type Register (0-30) */ >>> + PMEVTYPER30_EL0 = PMEVTYPER0_EL0 + 30, >>> + PMCCFILTR_EL0, /* Cycle Count Filter Register */ >>> + PMCNTENSET_EL0, /* Count Enable Set Register */ >>> + PMINTENSET_EL1, /* Interrupt Enable Set Register */ >>> + PMUSERENR_EL0, /* User Enable Register */ >>> + PMSWINC_EL0, /* Software Increment Register */ >>> + >> >> I've just noticed a rather fundamental issue with this: this makes it >> impossible to bisect the whole series. >> > Ah, sorry. Will fix this. Thanks. > >> I was trying to pinpoint a performance regression with this series, and >> started bisecting. > You mean this series introduce a performance regression? Is there any > method to measure that? Then I can have a look too. I'm not quite sure this is related to this series. What I'm observing is that hackbench runs faster in a VM spawned with kvmtool than the same VM run with qemu. As in significantly faster (62 vs 55 seconds - 2 vcpus, 1GB memory). Given that hackbench doesn't do any IO, I don't really see why we should see a difference. I'll add support for the PMU to kvmtool today, and I'll be able to see if that has any impact. M. -- Jazz is not dead. It just smells funny...
next prev parent reply other threads:[~2016-02-23 8:33 UTC|newest] Thread overview: 84+ messages / expand[flat|nested] mbox.gz Atom feed top 2016-02-22 9:37 [PATCH v12 00/21] KVM: ARM64: Add guest PMU support Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` [PATCH v12 01/21] ARM64: Move PMU register related defines to asm/perf_event.h Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` [PATCH v12 02/21] KVM: ARM64: Define PMU data structure for each vcpu Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` [PATCH v12 03/21] KVM: ARM64: Add offset defines for PMU registers Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 17:51 ` Marc Zyngier 2016-02-22 17:51 ` Marc Zyngier 2016-02-23 1:46 ` Shannon Zhao 2016-02-23 1:46 ` Shannon Zhao 2016-02-23 1:46 ` Shannon Zhao 2016-02-23 8:33 ` Marc Zyngier [this message] 2016-02-23 8:33 ` Marc Zyngier 2016-02-23 9:29 ` Shannon Zhao 2016-02-23 9:29 ` Shannon Zhao 2016-02-22 9:37 ` [PATCH v12 04/21] KVM: ARM64: Add access handler for PMCR register Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` [PATCH v12 05/21] KVM: ARM64: Add access handler for PMSELR register Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` [PATCH v12 06/21] KVM: ARM64: Add access handler for PMCEID0 and PMCEID1 register Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` [PATCH v12 07/21] KVM: ARM64: PMU: Add perf event map and introduce perf event creating function Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-23 17:42 ` Marc Zyngier 2016-02-23 17:42 ` Marc Zyngier 2016-02-24 1:27 ` Shannon Zhao 2016-02-24 1:27 ` Shannon Zhao 2016-02-24 1:27 ` Shannon Zhao 2016-02-22 9:37 ` [PATCH v12 08/21] KVM: ARM64: Add access handler for event type register Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` [PATCH v12 09/21] KVM: ARM64: Add access handler for event counter register Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` [PATCH v12 10/21] KVM: ARM64: Add access handler for PMCNTENSET and PMCNTENCLR register Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` [PATCH v12 11/21] KVM: ARM64: Add access handler for PMINTENSET and PMINTENCLR register Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` [PATCH v12 12/21] KVM: ARM64: Add access handler for PMOVSSET and PMOVSCLR register Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` [PATCH v12 13/21] KVM: ARM64: Add access handler for PMSWINC register Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` [PATCH v12 14/21] KVM: ARM64: Add helper to handle PMCR register bits Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` [PATCH v12 15/21] KVM: ARM64: Add access handler for PMUSERENR register Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` [PATCH v12 16/21] KVM: ARM64: Add PMU overflow interrupt routing Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-23 14:14 ` Marc Zyngier 2016-02-23 14:14 ` Marc Zyngier 2016-02-23 14:52 ` Shannon Zhao 2016-02-23 14:52 ` Shannon Zhao 2016-02-22 9:37 ` [PATCH v12 17/21] KVM: ARM64: Reset PMU state when resetting vcpu Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` [PATCH v12 18/21] KVM: ARM64: Free perf event of PMU when destroying vcpu Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` [PATCH v12 19/21] KVM: ARM64: Add a new feature bit for PMUv3 Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` [PATCH v12 20/21] KVM: ARM: Introduce per-vcpu kvm device controls Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` [PATCH v12 21/21] KVM: ARM64: Add a new vcpu device control group for PMUv3 Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao 2016-02-22 9:37 ` Shannon Zhao
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=56CC1949.2020907@arm.com \ --to=marc.zyngier@arm.com \ --cc=christoffer.dall@linaro.org \ --cc=cov@codeaurora.org \ --cc=hangaohuai@huawei.com \ --cc=kvm@vger.kernel.org \ --cc=kvmarm@lists.cs.columbia.edu \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=peter.huangpeng@huawei.com \ --cc=shannon.zhao@linaro.org \ --cc=wei@redhat.com \ --cc=will.deacon@arm.com \ --cc=zhaoshenglong@huawei.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.