All of lore.kernel.org
 help / color / mirror / Atom feed
* [PULL] gvt-fixes
@ 2019-11-12  6:18 ` Zhenyu Wang
  0 siblings, 0 replies; 36+ messages in thread
From: Zhenyu Wang @ 2019-11-12  6:18 UTC (permalink / raw)
  To: Joonas Lahtinen, Jani Nikula, Vivi, Rodrigo
  Cc: intel-gfx, intel-gvt-dev, Lv, Zhiyuan, Yuan, Hang


[-- Attachment #1.1: Type: text/plain, Size: 988 bytes --]


Hi,

Here's one GVT dmabuf reference drop fix from Pan Bian.

Thanks
--
The following changes since commit ee2c5ef8a9d640ee1617ec97b84fe2f634284e51:

  drm/i915/dp: Do not switch aux to TBT mode for non-TC ports (2019-11-04 13:24:14 -0800)

are available in the Git repository at:

  https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-11-12

for you to fetch changes up to 41d931459b53e32c67a1f8838d1e6826a69ee745:

  drm/i915/gvt: fix dropping obj reference twice (2019-11-08 11:04:07 +0800)

----------------------------------------------------------------
gvt-fixes-2019-11-12

- Fix dmabuf reference drop (Pan)

----------------------------------------------------------------
Pan Bian (1):
      drm/i915/gvt: fix dropping obj reference twice

 drivers/gpu/drm/i915/gvt/dmabuf.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

-- 
Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]

[-- Attachment #2: Type: text/plain, Size: 159 bytes --]

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* [Intel-gfx] [PULL] gvt-fixes
@ 2019-11-12  6:18 ` Zhenyu Wang
  0 siblings, 0 replies; 36+ messages in thread
From: Zhenyu Wang @ 2019-11-12  6:18 UTC (permalink / raw)
  To: Joonas Lahtinen, Jani Nikula, Vivi, Rodrigo
  Cc: intel-gfx, intel-gvt-dev, Lv, Zhiyuan, Yuan, Hang


[-- Attachment #1.1: Type: text/plain, Size: 988 bytes --]


Hi,

Here's one GVT dmabuf reference drop fix from Pan Bian.

Thanks
--
The following changes since commit ee2c5ef8a9d640ee1617ec97b84fe2f634284e51:

  drm/i915/dp: Do not switch aux to TBT mode for non-TC ports (2019-11-04 13:24:14 -0800)

are available in the Git repository at:

  https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-11-12

for you to fetch changes up to 41d931459b53e32c67a1f8838d1e6826a69ee745:

  drm/i915/gvt: fix dropping obj reference twice (2019-11-08 11:04:07 +0800)

----------------------------------------------------------------
gvt-fixes-2019-11-12

- Fix dmabuf reference drop (Pan)

----------------------------------------------------------------
Pan Bian (1):
      drm/i915/gvt: fix dropping obj reference twice

 drivers/gpu/drm/i915/gvt/dmabuf.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

-- 
Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]

[-- Attachment #2: Type: text/plain, Size: 159 bytes --]

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [PULL] gvt-fixes
@ 2019-11-12 20:36   ` Vivi, Rodrigo
  0 siblings, 0 replies; 36+ messages in thread
From: Vivi, Rodrigo @ 2019-11-12 20:36 UTC (permalink / raw)
  To: Zhenyu Wang
  Cc: Nikula, Jani, intel-gfx, Yuan, Hang, Lv, Zhiyuan, intel-gvt-dev

pulled, thanks

> On Nov 11, 2019, at 10:18 PM, Zhenyu Wang <zhenyuw@linux.intel.com> wrote:
> 
> 
> Hi,
> 
> Here's one GVT dmabuf reference drop fix from Pan Bian.
> 
> Thanks
> --
> The following changes since commit ee2c5ef8a9d640ee1617ec97b84fe2f634284e51:
> 
>  drm/i915/dp: Do not switch aux to TBT mode for non-TC ports (2019-11-04 13:24:14 -0800)
> 
> are available in the Git repository at:
> 
>  https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-11-12
> 
> for you to fetch changes up to 41d931459b53e32c67a1f8838d1e6826a69ee745:
> 
>  drm/i915/gvt: fix dropping obj reference twice (2019-11-08 11:04:07 +0800)
> 
> ----------------------------------------------------------------
> gvt-fixes-2019-11-12
> 
> - Fix dmabuf reference drop (Pan)
> 
> ----------------------------------------------------------------
> Pan Bian (1):
>      drm/i915/gvt: fix dropping obj reference twice
> 
> drivers/gpu/drm/i915/gvt/dmabuf.c | 4 ++--
> 1 file changed, 2 insertions(+), 2 deletions(-)
> 
> -- 
> Open Source Technology Center, Intel ltd.
> 
> $gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [Intel-gfx] [PULL] gvt-fixes
@ 2019-11-12 20:36   ` Vivi, Rodrigo
  0 siblings, 0 replies; 36+ messages in thread
From: Vivi, Rodrigo @ 2019-11-12 20:36 UTC (permalink / raw)
  To: Zhenyu Wang
  Cc: Nikula, Jani, intel-gfx, Yuan, Hang, Lv, Zhiyuan, intel-gvt-dev

pulled, thanks

> On Nov 11, 2019, at 10:18 PM, Zhenyu Wang <zhenyuw@linux.intel.com> wrote:
> 
> 
> Hi,
> 
> Here's one GVT dmabuf reference drop fix from Pan Bian.
> 
> Thanks
> --
> The following changes since commit ee2c5ef8a9d640ee1617ec97b84fe2f634284e51:
> 
>  drm/i915/dp: Do not switch aux to TBT mode for non-TC ports (2019-11-04 13:24:14 -0800)
> 
> are available in the Git repository at:
> 
>  https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-11-12
> 
> for you to fetch changes up to 41d931459b53e32c67a1f8838d1e6826a69ee745:
> 
>  drm/i915/gvt: fix dropping obj reference twice (2019-11-08 11:04:07 +0800)
> 
> ----------------------------------------------------------------
> gvt-fixes-2019-11-12
> 
> - Fix dmabuf reference drop (Pan)
> 
> ----------------------------------------------------------------
> Pan Bian (1):
>      drm/i915/gvt: fix dropping obj reference twice
> 
> drivers/gpu/drm/i915/gvt/dmabuf.c | 4 ++--
> 1 file changed, 2 insertions(+), 2 deletions(-)
> 
> -- 
> Open Source Technology Center, Intel ltd.
> 
> $gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [PULL] gvt-fixes
  2024-02-01 14:44 ` Joonas Lahtinen
@ 2024-02-05  3:21   ` Zhenyu Wang
  0 siblings, 0 replies; 36+ messages in thread
From: Zhenyu Wang @ 2024-02-05  3:21 UTC (permalink / raw)
  To: Joonas Lahtinen
  Cc: Vivi, Rodrigo, Jani Nikula, Zhenyu Wang, intel-gfx,
	intel-gvt-dev, zhi.wang.linux

[-- Attachment #1: Type: text/plain, Size: 1576 bytes --]

On 2024.02.01 16:44:05 +0200, Joonas Lahtinen wrote:
> Hi Zhenyu,
> 
> I'm getting the following:
> 
> dim: ff833b32ccc4 ("drm/i915: Replace dead 01.org link"): mandatory review missing.
> dim: ERROR: issues in commits detected, aborting
> 
> Can you fix the commit?
> 

Sorry, I missed to add review tag which had actually been done..
Here's the new generated one.

The following changes since commit f9f031dd21a7ce13a13862fa5281d32e1029c70f:

  drm/i915/psr: Only allow PSR in LPSP mode on HSW non-ULT (2024-01-25 10:44:13 +0200)

are available in the Git repository at:

  https://github.com/intel/gvt-linux tags/gvt-fixes-2024-02-05

for you to fetch changes up to 44e4192f88978e32e4ac08b27141f3767366f79b:

  MAINTAINERS: Update Zhi Wang's email address (2024-02-05 11:16:26 +0800)

----------------------------------------------------------------
gvt-fixes-2024-02-05

- Fix broken gvt doc link (Zhenyu)
- Fix one uninitialized variable bug in warning (Dan)
- Update Zhi's new email address in MAINTAINERS file. (Zhi)

----------------------------------------------------------------
Dan Carpenter (1):
      drm/i915/gvt: Fix uninitialized variable in handle_mmio()

Zhenyu Wang (1):
      drm/i915: Replace dead 01.org link

Zhi Wang (1):
      MAINTAINERS: Update Zhi Wang's email address

 MAINTAINERS                         | 4 ++--
 drivers/gpu/drm/i915/Kconfig        | 2 +-
 drivers/gpu/drm/i915/gvt/handlers.c | 3 +--
 drivers/gpu/drm/i915/intel_gvt.c    | 2 +-
 4 files changed, 5 insertions(+), 6 deletions(-)

[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [PULL] gvt-fixes
  2024-01-31  9:38 Zhenyu Wang
@ 2024-02-01 14:44 ` Joonas Lahtinen
  2024-02-05  3:21   ` Zhenyu Wang
  0 siblings, 1 reply; 36+ messages in thread
From: Joonas Lahtinen @ 2024-02-01 14:44 UTC (permalink / raw)
  To: Vivi, Rodrigo, Jani Nikula, Zhenyu Wang
  Cc: intel-gfx, intel-gvt-dev, zhi.wang.linux

Hi Zhenyu,

I'm getting the following:

dim: ff833b32ccc4 ("drm/i915: Replace dead 01.org link"): mandatory review missing.
dim: ERROR: issues in commits detected, aborting

Can you fix the commit?

Regards, Joonas

Quoting Zhenyu Wang (2024-01-31 11:38:51)
> 
> Hi, Joonas
> 
> Here is another gvt-fixes pull which contains fixes on doc link and
> one uninitialized variable in warning message, also update about Zhi's
> new mail address in MAINTAINERS.
> 
> Thanks.
> ---
> The following changes since commit f9f031dd21a7ce13a13862fa5281d32e1029c70f:
> 
>   drm/i915/psr: Only allow PSR in LPSP mode on HSW non-ULT (2024-01-25 10:44:13 +0200)
> 
> are available in the Git repository at:
> 
>   https://github.com/intel/gvt-linux tags/gvt-fixes-2024-01-31
> 
> for you to fetch changes up to 88569fa2c3bc83d77a96580da94dd35edee0f893:
> 
>   MAINTAINERS: Update Zhi Wang's email address (2024-01-31 17:19:15 +0800)
> 
> ----------------------------------------------------------------
> gvt-fixes-2024-01-31
> 
> - Fix broken gvt doc link (Zhenyu)
> - Fix one uninitialized variable bug in warning (Dan)
> - Update Zhi's new email address in MAINTAINERS file. (Zhi)
> 
> ----------------------------------------------------------------
> Dan Carpenter (1):
>       drm/i915/gvt: Fix uninitialized variable in handle_mmio()
> 
> Zhenyu Wang (1):
>       drm/i915: Replace dead 01.org link
> 
> Zhi Wang (1):
>       MAINTAINERS: Update Zhi Wang's email address
> 
>  MAINTAINERS                         | 4 ++--
>  drivers/gpu/drm/i915/Kconfig        | 2 +-
>  drivers/gpu/drm/i915/gvt/handlers.c | 3 +--
>  drivers/gpu/drm/i915/intel_gvt.c    | 2 +-
>  4 files changed, 5 insertions(+), 6 deletions(-)

^ permalink raw reply	[flat|nested] 36+ messages in thread

* [PULL] gvt-fixes
@ 2024-01-31  9:38 Zhenyu Wang
  2024-02-01 14:44 ` Joonas Lahtinen
  0 siblings, 1 reply; 36+ messages in thread
From: Zhenyu Wang @ 2024-01-31  9:38 UTC (permalink / raw)
  To: Joonas Lahtinen, Jani Nikula, Vivi, Rodrigo
  Cc: intel-gfx, intel-gvt-dev, zhi.wang.linux

[-- Attachment #1: Type: text/plain, Size: 1359 bytes --]


Hi, Joonas

Here is another gvt-fixes pull which contains fixes on doc link and
one uninitialized variable in warning message, also update about Zhi's
new mail address in MAINTAINERS.

Thanks.
---
The following changes since commit f9f031dd21a7ce13a13862fa5281d32e1029c70f:

  drm/i915/psr: Only allow PSR in LPSP mode on HSW non-ULT (2024-01-25 10:44:13 +0200)

are available in the Git repository at:

  https://github.com/intel/gvt-linux tags/gvt-fixes-2024-01-31

for you to fetch changes up to 88569fa2c3bc83d77a96580da94dd35edee0f893:

  MAINTAINERS: Update Zhi Wang's email address (2024-01-31 17:19:15 +0800)

----------------------------------------------------------------
gvt-fixes-2024-01-31

- Fix broken gvt doc link (Zhenyu)
- Fix one uninitialized variable bug in warning (Dan)
- Update Zhi's new email address in MAINTAINERS file. (Zhi)

----------------------------------------------------------------
Dan Carpenter (1):
      drm/i915/gvt: Fix uninitialized variable in handle_mmio()

Zhenyu Wang (1):
      drm/i915: Replace dead 01.org link

Zhi Wang (1):
      MAINTAINERS: Update Zhi Wang's email address

 MAINTAINERS                         | 4 ++--
 drivers/gpu/drm/i915/Kconfig        | 2 +-
 drivers/gpu/drm/i915/gvt/handlers.c | 3 +--
 drivers/gpu/drm/i915/intel_gvt.c    | 2 +-
 4 files changed, 5 insertions(+), 6 deletions(-)

[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]

^ permalink raw reply	[flat|nested] 36+ messages in thread

* [PULL] gvt-fixes
@ 2019-11-22  3:33 Zhenyu Wang
  0 siblings, 0 replies; 36+ messages in thread
From: Zhenyu Wang @ 2019-11-22  3:33 UTC (permalink / raw)
  To: Vivi, Rodrigo, Joonas Lahtinen, Jani Nikula
  Cc: intel-gfx, intel-gvt-dev, Lv, Zhiyuan, Yuan, Hang


[-- Attachment #1.1: Type: text/plain, Size: 1243 bytes --]


Hi,

Yesterday Alex reported one windows guest failure with older windows
driver version that was missed in our validation, as newer windows
driver version doesn't use MI_ATOMIC to trigger the issue. This one
fixes the failure.

I'm not sure if this can still catch up 5.4, but it's cc stable anyway.

Thanks.
--
The following changes since commit 41d931459b53e32c67a1f8838d1e6826a69ee745:

  drm/i915/gvt: fix dropping obj reference twice (2019-11-08 11:04:07 +0800)

are available in the Git repository at:

  https://github.com/intel/gvt-linux tags/gvt-fixes-2019-11-22

for you to fetch changes up to a40c273d80f6aff28e619cdcd4b34e9080034c70:

  drm/i915/gvt: Fix cmd length check for MI_ATOMIC (2019-11-22 10:54:19 +0800)

----------------------------------------------------------------
gvt-fixes-2019-11-22

- Fix MI_ATOMIC cmd parser for length (Zhenyu)

----------------------------------------------------------------
Zhenyu Wang (1):
      drm/i915/gvt: Fix cmd length check for MI_ATOMIC

 drivers/gpu/drm/i915/gvt/cmd_parser.c | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

-- 
Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]

[-- Attachment #2: Type: text/plain, Size: 159 bytes --]

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [PULL] gvt-fixes
  2019-08-13  9:58 Zhenyu Wang
@ 2019-08-13 13:41 ` Jani Nikula
  0 siblings, 0 replies; 36+ messages in thread
From: Jani Nikula @ 2019-08-13 13:41 UTC (permalink / raw)
  To: Zhenyu Wang, Joonas Lahtinen, Vivi, Rodrigo
  Cc: intel-gfx, intel-gvt-dev, Lv, Zhiyuan, Yuan, Hang

On Tue, 13 Aug 2019, Zhenyu Wang <zhenyuw@linux.intel.com> wrote:
> Hi,
>
> Here's one gvt fix for 5.3-rc, to fix one use-after-free issue
> introduced in last fixes pull.

Thanks, pulled.

BR,
Jani.

>
> Thanks
> --
> The following changes since commit 4187414808095f645ca0661f8dde77617e2e7cb3:
>
>   drm/i915/gvt: Adding ppgtt to GVT GEM context after shadow pdps settled. (2019-07-30 14:30:56 +0800)
>
> are available in the Git repository at:
>
>   https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-08-13
>
> for you to fetch changes up to eac4471d0882da14be652ef0a55b914145fab15a:
>
>   drm/i915: Use after free in error path in intel_vgpu_create_workload() (2019-08-09 16:04:18 +0800)
>
> ----------------------------------------------------------------
> gvt-fixes-2019-08-13
>
> - Fix one use-after-free error (Dan)
>
> ----------------------------------------------------------------
> Dan Carpenter (1):
>       drm/i915: Use after free in error path in intel_vgpu_create_workload()
>
>  drivers/gpu/drm/i915/gvt/scheduler.c | 4 ++--
>  1 file changed, 2 insertions(+), 2 deletions(-)

-- 
Jani Nikula, Intel Open Source Graphics Center
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* [PULL] gvt-fixes
@ 2019-08-13  9:58 Zhenyu Wang
  2019-08-13 13:41 ` Jani Nikula
  0 siblings, 1 reply; 36+ messages in thread
From: Zhenyu Wang @ 2019-08-13  9:58 UTC (permalink / raw)
  To: Jani Nikula, Joonas Lahtinen, Vivi, Rodrigo
  Cc: intel-gfx, intel-gvt-dev, Lv, Zhiyuan, Yuan, Hang


[-- Attachment #1.1: Type: text/plain, Size: 1101 bytes --]


Hi,

Here's one gvt fix for 5.3-rc, to fix one use-after-free issue
introduced in last fixes pull.

Thanks
--
The following changes since commit 4187414808095f645ca0661f8dde77617e2e7cb3:

  drm/i915/gvt: Adding ppgtt to GVT GEM context after shadow pdps settled. (2019-07-30 14:30:56 +0800)

are available in the Git repository at:

  https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-08-13

for you to fetch changes up to eac4471d0882da14be652ef0a55b914145fab15a:

  drm/i915: Use after free in error path in intel_vgpu_create_workload() (2019-08-09 16:04:18 +0800)

----------------------------------------------------------------
gvt-fixes-2019-08-13

- Fix one use-after-free error (Dan)

----------------------------------------------------------------
Dan Carpenter (1):
      drm/i915: Use after free in error path in intel_vgpu_create_workload()

 drivers/gpu/drm/i915/gvt/scheduler.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)


-- 
Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]

[-- Attachment #2: Type: text/plain, Size: 159 bytes --]

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [PULL] gvt-fixes
  2019-07-30  7:00     ` Zhenyu Wang
@ 2019-07-30  8:33       ` Jani Nikula
  0 siblings, 0 replies; 36+ messages in thread
From: Jani Nikula @ 2019-07-30  8:33 UTC (permalink / raw)
  To: Zhenyu Wang; +Cc: intel-gfx, Yuan, Hang, Lv, Zhiyuan, intel-gvt-dev

On Tue, 30 Jul 2019, Zhenyu Wang <zhenyuw@linux.intel.com> wrote:
> On 2019.07.29 14:05:05 +0300, Jani Nikula wrote:
>> 
>> Please fix, and make it a habit to run the checks before sending the
>> pull requests.
>> 
>
> Sorry for that! I've tried to refresh and regenerate the pull. This also
> brings in two more fixes in queue, one for runtime pm warning fix and another
> one for windows guest TDR reset fix.

Thanks, pulled & pushed!

BR,
Jani.



>
> Thanks.
> --
> The following changes since commit 89f5752307cf53010d97503ac501b2ca1b089922:
>
>   drm/i915: Fix the TBT AUX power well enabling (2019-07-29 15:54:37 +0300)
>
> are available in the Git repository at:
>
>   https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-07-30
>
> for you to fetch changes up to 4187414808095f645ca0661f8dde77617e2e7cb3:
>
>   drm/i915/gvt: Adding ppgtt to GVT GEM context after shadow pdps settled. (2019-07-30 14:30:56 +0800)
>
> ----------------------------------------------------------------
> gvt-fixes-2019-07-30
>
> - Guard against potential ggtt access error (Xiong)
> - Fix includecheck (Zhenyu)
> - Fix cache entry for guest page mapping found by 2M ppgtt guest (Xiaolin)
> - Fix runtime pm warning (Xiaolin)
> - Fix shadow mm settlement for Windows guest reset failure (Colin)
>
> ----------------------------------------------------------------
> Colin Xu (1):
>       drm/i915/gvt: Adding ppgtt to GVT GEM context after shadow pdps settled.
>
> Xiaolin Zhang (2):
>       drm/i915/gvt: fix incorrect cache entry for guest page mapping
>       drm/i915/gvt: grab runtime pm first for forcewake use
>
> Xiong Zhang (3):
>       drm/i915/gvt: Warning for invalid ggtt access
>       drm/i915/gvt: Don't use ggtt_validdate_range() with size=0
>       drm/i915/gvt: Checking workload's gma earlier
>
> Zhenyu Wang (1):
>       drm/i915/gvt: remove duplicate include of trace.h
>
>  drivers/gpu/drm/i915/gvt/cmd_parser.c   | 10 ------
>  drivers/gpu/drm/i915/gvt/fb_decoder.c   |  6 ++--
>  drivers/gpu/drm/i915/gvt/gtt.c          |  9 +++++
>  drivers/gpu/drm/i915/gvt/kvmgt.c        | 12 +++++++
>  drivers/gpu/drm/i915/gvt/scheduler.c    | 59 ++++++++++++++++++++++++---------
>  drivers/gpu/drm/i915/gvt/trace_points.c |  2 --
>  6 files changed, 68 insertions(+), 30 deletions(-)

-- 
Jani Nikula, Intel Open Source Graphics Center
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [PULL] gvt-fixes
  2019-07-29 11:05   ` Jani Nikula
@ 2019-07-30  7:00     ` Zhenyu Wang
  2019-07-30  8:33       ` Jani Nikula
  0 siblings, 1 reply; 36+ messages in thread
From: Zhenyu Wang @ 2019-07-30  7:00 UTC (permalink / raw)
  To: Jani Nikula; +Cc: intel-gfx, Yuan, Hang, Lv, Zhiyuan, intel-gvt-dev


[-- Attachment #1.1: Type: text/plain, Size: 2254 bytes --]

On 2019.07.29 14:05:05 +0300, Jani Nikula wrote:
> 
> Please fix, and make it a habit to run the checks before sending the
> pull requests.
> 

Sorry for that! I've tried to refresh and regenerate the pull. This also
brings in two more fixes in queue, one for runtime pm warning fix and another
one for windows guest TDR reset fix.

Thanks.
--
The following changes since commit 89f5752307cf53010d97503ac501b2ca1b089922:

  drm/i915: Fix the TBT AUX power well enabling (2019-07-29 15:54:37 +0300)

are available in the Git repository at:

  https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-07-30

for you to fetch changes up to 4187414808095f645ca0661f8dde77617e2e7cb3:

  drm/i915/gvt: Adding ppgtt to GVT GEM context after shadow pdps settled. (2019-07-30 14:30:56 +0800)

----------------------------------------------------------------
gvt-fixes-2019-07-30

- Guard against potential ggtt access error (Xiong)
- Fix includecheck (Zhenyu)
- Fix cache entry for guest page mapping found by 2M ppgtt guest (Xiaolin)
- Fix runtime pm warning (Xiaolin)
- Fix shadow mm settlement for Windows guest reset failure (Colin)

----------------------------------------------------------------
Colin Xu (1):
      drm/i915/gvt: Adding ppgtt to GVT GEM context after shadow pdps settled.

Xiaolin Zhang (2):
      drm/i915/gvt: fix incorrect cache entry for guest page mapping
      drm/i915/gvt: grab runtime pm first for forcewake use

Xiong Zhang (3):
      drm/i915/gvt: Warning for invalid ggtt access
      drm/i915/gvt: Don't use ggtt_validdate_range() with size=0
      drm/i915/gvt: Checking workload's gma earlier

Zhenyu Wang (1):
      drm/i915/gvt: remove duplicate include of trace.h

 drivers/gpu/drm/i915/gvt/cmd_parser.c   | 10 ------
 drivers/gpu/drm/i915/gvt/fb_decoder.c   |  6 ++--
 drivers/gpu/drm/i915/gvt/gtt.c          |  9 +++++
 drivers/gpu/drm/i915/gvt/kvmgt.c        | 12 +++++++
 drivers/gpu/drm/i915/gvt/scheduler.c    | 59 ++++++++++++++++++++++++---------
 drivers/gpu/drm/i915/gvt/trace_points.c |  2 --
 6 files changed, 68 insertions(+), 30 deletions(-)

-- 
Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]

[-- Attachment #2: Type: text/plain, Size: 159 bytes --]

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [PULL] gvt-fixes
  2019-07-29  3:33 ` Zhenyu Wang
@ 2019-07-29 11:05   ` Jani Nikula
  2019-07-30  7:00     ` Zhenyu Wang
  0 siblings, 1 reply; 36+ messages in thread
From: Jani Nikula @ 2019-07-29 11:05 UTC (permalink / raw)
  To: Zhenyu Wang, Joonas Lahtinen
  Cc: intel-gfx, Yuan, Hang, Lv, Zhiyuan, intel-gvt-dev

On Mon, 29 Jul 2019, Zhenyu Wang <zhenyuw@linux.intel.com> wrote:
> ping..

Sorry for the delay. Unfortunately, dim hit the following issues:

Pulling https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-07-23 ...
From https://github.com/intel/gvt-linux
 * tag                         gvt-fixes-2019-07-23 -> FETCH_HEAD
dim: 8642656299cf ("drm/i915/gvt: fix incorrect cache entry for guest page mapping"): committer Signed-off-by missing.
dim: 4c2bb55ba7d6 ("drm/i915/gvt: remove duplicate include of trace.h"): mandatory review missing.
dim: 25fd1829ae4e ("drm/i915: Make the semaphore saturation mask global"): Fixes: SHA1 in not pointing at an ancestor:
dim:     ca6e56f654e7 ("drm/i915: Disable semaphore busywaits on saturated systems")
dim: ERROR: issues in commits detected, aborting

Please fix, and make it a habit to run the checks before sending the
pull requests.

BR,
Jani.



>
> On 2019.07.23 17:29:58 +0800, Zhenyu Wang wrote:
>> 
>> Hi,
>> 
>> Here's recent gvt-fixes for 5.3-rc. It includes safety guard
>> for possible ggtt access error with related checks, includecheck
>> fix and one cache entry size fix for 2MB ppgtt guest.
>> 
>> Thanks.
>> --
>> The following changes since commit d7e8a19b38c8ac1a32b6b03af049e2c88d4155db:
>> 
>>   drm/i915: Don't dereference request if it may have been retired when printing (2019-07-09 16:16:18 +0300)
>> 
>> are available in the Git repository at:
>> 
>>   https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-07-23
>> 
>> for you to fetch changes up to 8642656299cf86cfeceb1a48b0e1874de6874a2b:
>> 
>>   drm/i915/gvt: fix incorrect cache entry for guest page mapping (2019-07-18 11:06:41 +0800)
>> 
>> ----------------------------------------------------------------
>> gvt-fixes-2019-07-23
>> 
>> - Guard against potential ggtt access error (Xiong)
>> - Fix includecheck (Zhenyu)
>> - Fix cache entry for guest page mapping found by 2M ppgtt guest (Xiaolin)
>> 
>> ----------------------------------------------------------------
>> Xiaolin Zhang (1):
>>       drm/i915/gvt: fix incorrect cache entry for guest page mapping
>> 
>> Xiong Zhang (3):
>>       drm/i915/gvt: Warning for invalid ggtt access
>>       drm/i915/gvt: Don't use ggtt_validdate_range() with size=0
>>       drm/i915/gvt: Checking workload's gma earlier
>> 
>> Zhenyu Wang (1):
>>       drm/i915/gvt: remove duplicate include of trace.h
>> 
>>  drivers/gpu/drm/i915/gvt/cmd_parser.c   | 10 ----------
>>  drivers/gpu/drm/i915/gvt/fb_decoder.c   |  6 +++---
>>  drivers/gpu/drm/i915/gvt/gtt.c          |  9 +++++++++
>>  drivers/gpu/drm/i915/gvt/kvmgt.c        | 12 ++++++++++++
>>  drivers/gpu/drm/i915/gvt/scheduler.c    | 28 ++++++++++++++++++++++++++++
>>  drivers/gpu/drm/i915/gvt/trace_points.c |  2 --
>>  6 files changed, 52 insertions(+), 15 deletions(-)
>> 
>> -- 
>> Open Source Technology Center, Intel ltd.
>> 
>> $gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827
>
>
>
>> _______________________________________________
>> intel-gvt-dev mailing list
>> intel-gvt-dev@lists.freedesktop.org
>> https://lists.freedesktop.org/mailman/listinfo/intel-gvt-dev

-- 
Jani Nikula, Intel Open Source Graphics Center
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [PULL] gvt-fixes
  2019-07-23  9:29 Zhenyu Wang
@ 2019-07-29  3:33 ` Zhenyu Wang
  2019-07-29 11:05   ` Jani Nikula
  0 siblings, 1 reply; 36+ messages in thread
From: Zhenyu Wang @ 2019-07-29  3:33 UTC (permalink / raw)
  To: Joonas Lahtinen
  Cc: Jani Nikula, intel-gfx, Yuan, Hang, Lv, Zhiyuan, intel-gvt-dev


[-- Attachment #1.1: Type: text/plain, Size: 2340 bytes --]


ping..

On 2019.07.23 17:29:58 +0800, Zhenyu Wang wrote:
> 
> Hi,
> 
> Here's recent gvt-fixes for 5.3-rc. It includes safety guard
> for possible ggtt access error with related checks, includecheck
> fix and one cache entry size fix for 2MB ppgtt guest.
> 
> Thanks.
> --
> The following changes since commit d7e8a19b38c8ac1a32b6b03af049e2c88d4155db:
> 
>   drm/i915: Don't dereference request if it may have been retired when printing (2019-07-09 16:16:18 +0300)
> 
> are available in the Git repository at:
> 
>   https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-07-23
> 
> for you to fetch changes up to 8642656299cf86cfeceb1a48b0e1874de6874a2b:
> 
>   drm/i915/gvt: fix incorrect cache entry for guest page mapping (2019-07-18 11:06:41 +0800)
> 
> ----------------------------------------------------------------
> gvt-fixes-2019-07-23
> 
> - Guard against potential ggtt access error (Xiong)
> - Fix includecheck (Zhenyu)
> - Fix cache entry for guest page mapping found by 2M ppgtt guest (Xiaolin)
> 
> ----------------------------------------------------------------
> Xiaolin Zhang (1):
>       drm/i915/gvt: fix incorrect cache entry for guest page mapping
> 
> Xiong Zhang (3):
>       drm/i915/gvt: Warning for invalid ggtt access
>       drm/i915/gvt: Don't use ggtt_validdate_range() with size=0
>       drm/i915/gvt: Checking workload's gma earlier
> 
> Zhenyu Wang (1):
>       drm/i915/gvt: remove duplicate include of trace.h
> 
>  drivers/gpu/drm/i915/gvt/cmd_parser.c   | 10 ----------
>  drivers/gpu/drm/i915/gvt/fb_decoder.c   |  6 +++---
>  drivers/gpu/drm/i915/gvt/gtt.c          |  9 +++++++++
>  drivers/gpu/drm/i915/gvt/kvmgt.c        | 12 ++++++++++++
>  drivers/gpu/drm/i915/gvt/scheduler.c    | 28 ++++++++++++++++++++++++++++
>  drivers/gpu/drm/i915/gvt/trace_points.c |  2 --
>  6 files changed, 52 insertions(+), 15 deletions(-)
> 
> -- 
> Open Source Technology Center, Intel ltd.
> 
> $gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827



> _______________________________________________
> intel-gvt-dev mailing list
> intel-gvt-dev@lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/intel-gvt-dev


-- 
Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]

[-- Attachment #2: Type: text/plain, Size: 159 bytes --]

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* [PULL] gvt-fixes
@ 2019-07-23  9:29 Zhenyu Wang
  2019-07-29  3:33 ` Zhenyu Wang
  0 siblings, 1 reply; 36+ messages in thread
From: Zhenyu Wang @ 2019-07-23  9:29 UTC (permalink / raw)
  To: Joonas Lahtinen, Jani Nikula, Vivi, Rodrigo
  Cc: intel-gfx, intel-gvt-dev, Lv, Zhiyuan, Yuan, Hang


[-- Attachment #1.1: Type: text/plain, Size: 1875 bytes --]


Hi,

Here's recent gvt-fixes for 5.3-rc. It includes safety guard
for possible ggtt access error with related checks, includecheck
fix and one cache entry size fix for 2MB ppgtt guest.

Thanks.
--
The following changes since commit d7e8a19b38c8ac1a32b6b03af049e2c88d4155db:

  drm/i915: Don't dereference request if it may have been retired when printing (2019-07-09 16:16:18 +0300)

are available in the Git repository at:

  https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-07-23

for you to fetch changes up to 8642656299cf86cfeceb1a48b0e1874de6874a2b:

  drm/i915/gvt: fix incorrect cache entry for guest page mapping (2019-07-18 11:06:41 +0800)

----------------------------------------------------------------
gvt-fixes-2019-07-23

- Guard against potential ggtt access error (Xiong)
- Fix includecheck (Zhenyu)
- Fix cache entry for guest page mapping found by 2M ppgtt guest (Xiaolin)

----------------------------------------------------------------
Xiaolin Zhang (1):
      drm/i915/gvt: fix incorrect cache entry for guest page mapping

Xiong Zhang (3):
      drm/i915/gvt: Warning for invalid ggtt access
      drm/i915/gvt: Don't use ggtt_validdate_range() with size=0
      drm/i915/gvt: Checking workload's gma earlier

Zhenyu Wang (1):
      drm/i915/gvt: remove duplicate include of trace.h

 drivers/gpu/drm/i915/gvt/cmd_parser.c   | 10 ----------
 drivers/gpu/drm/i915/gvt/fb_decoder.c   |  6 +++---
 drivers/gpu/drm/i915/gvt/gtt.c          |  9 +++++++++
 drivers/gpu/drm/i915/gvt/kvmgt.c        | 12 ++++++++++++
 drivers/gpu/drm/i915/gvt/scheduler.c    | 28 ++++++++++++++++++++++++++++
 drivers/gpu/drm/i915/gvt/trace_points.c |  2 --
 6 files changed, 52 insertions(+), 15 deletions(-)

-- 
Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]

[-- Attachment #2: Type: text/plain, Size: 159 bytes --]

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [PULL] gvt-fixes
  2019-06-19  6:22 Zhenyu Wang
@ 2019-06-19  7:56 ` Jani Nikula
  0 siblings, 0 replies; 36+ messages in thread
From: Jani Nikula @ 2019-06-19  7:56 UTC (permalink / raw)
  To: Zhenyu Wang, Vivi, Rodrigo, Joonas Lahtinen
  Cc: intel-gfx, intel-gvt-dev, Lv, Zhiyuan, Yuan, Hang

On Wed, 19 Jun 2019, Zhenyu Wang <zhenyuw@linux.intel.com> wrote:
> Hi,
>
> Here's one gvt fix for 5.2-rc6 to sanitize reserved register write in
> PVINFO which should be discarded. This fixed some guest behavior which
> contain some unmerged features that probe through PVINFO register state.
>
> Thanks.

Pulled to drm-intel-fixes, thanks.

BR,
Jani.


> --
> The following changes since commit 15e7f52a4596b496ce3da2fa4c1f94c6fb0023f2:
>
>   drm/i915/gvt: save RING_HEAD into vreg when vgpu switched out (2019-06-03 13:18:36 +0800)
>
> are available in the Git repository at:
>
>   https://github.com/intel/gvt-linux tags/gvt-fixes-2019-06-19
>
> for you to fetch changes up to 971afec3a5373f96684ad899579f6a4d51462410:
>
>   drm/i915/gvt: ignore unexpected pvinfo write (2019-06-17 15:45:41 +0800)
>
> ----------------------------------------------------------------
> gvt-fixes-2019-06-19
>
> - Fix reserved PVINFO register write (Weinan)
>
> ----------------------------------------------------------------
> Weinan Li (1):
>       drm/i915/gvt: ignore unexpected pvinfo write
>
>  drivers/gpu/drm/i915/gvt/handlers.c | 15 +++++++++------
>  1 file changed, 9 insertions(+), 6 deletions(-)

-- 
Jani Nikula, Intel Open Source Graphics Center
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* [PULL] gvt-fixes
@ 2019-06-19  6:22 Zhenyu Wang
  2019-06-19  7:56 ` Jani Nikula
  0 siblings, 1 reply; 36+ messages in thread
From: Zhenyu Wang @ 2019-06-19  6:22 UTC (permalink / raw)
  To: Jani Nikula, Vivi, Rodrigo, Joonas Lahtinen
  Cc: intel-gfx, intel-gvt-dev, Lv, Zhiyuan, Yuan, Hang


[-- Attachment #1.1: Type: text/plain, Size: 1170 bytes --]


Hi,

Here's one gvt fix for 5.2-rc6 to sanitize reserved register write in
PVINFO which should be discarded. This fixed some guest behavior which
contain some unmerged features that probe through PVINFO register state.

Thanks.
--
The following changes since commit 15e7f52a4596b496ce3da2fa4c1f94c6fb0023f2:

  drm/i915/gvt: save RING_HEAD into vreg when vgpu switched out (2019-06-03 13:18:36 +0800)

are available in the Git repository at:

  https://github.com/intel/gvt-linux tags/gvt-fixes-2019-06-19

for you to fetch changes up to 971afec3a5373f96684ad899579f6a4d51462410:

  drm/i915/gvt: ignore unexpected pvinfo write (2019-06-17 15:45:41 +0800)

----------------------------------------------------------------
gvt-fixes-2019-06-19

- Fix reserved PVINFO register write (Weinan)

----------------------------------------------------------------
Weinan Li (1):
      drm/i915/gvt: ignore unexpected pvinfo write

 drivers/gpu/drm/i915/gvt/handlers.c | 15 +++++++++------
 1 file changed, 9 insertions(+), 6 deletions(-)

-- 
Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]

[-- Attachment #2: Type: text/plain, Size: 159 bytes --]

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [PULL] gvt-fixes
  2019-06-05  8:49 Zhenyu Wang
@ 2019-06-06 12:04 ` Joonas Lahtinen
  0 siblings, 0 replies; 36+ messages in thread
From: Joonas Lahtinen @ 2019-06-06 12:04 UTC (permalink / raw)
  To: Vivi, Rodrigo, Jani Nikula, Zhenyu Wang
  Cc: intel-gfx, intel-gvt-dev, Lv, Zhiyuan, Yuan, Hang

Quoting Zhenyu Wang (2019-06-05 11:49:03)
> 
> Hi,
> 
> More gvt fixes for 5.2-rc. This fixed one regression when enabling
> debug build of i915 guest, guest ring state fix after execution
> for hang check, and with two misc fixes from klocwork check.

Pulled this. Thanks for the PR.

Regards, Joonas
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* [PULL] gvt-fixes
@ 2019-06-05  8:49 Zhenyu Wang
  2019-06-06 12:04 ` Joonas Lahtinen
  0 siblings, 1 reply; 36+ messages in thread
From: Zhenyu Wang @ 2019-06-05  8:49 UTC (permalink / raw)
  To: Jani Nikula, Vivi, Rodrigo, Joonas Lahtinen
  Cc: intel-gfx, intel-gvt-dev, Lv, Zhiyuan, Yuan, Hang


[-- Attachment #1.1: Type: text/plain, Size: 1728 bytes --]


Hi,

More gvt fixes for 5.2-rc. This fixed one regression when enabling
debug build of i915 guest, guest ring state fix after execution
for hang check, and with two misc fixes from klocwork check.

Thanks
--
The following changes since commit 3035e8cd6c316cb633b45bc9b38052ba2dfd299b:

  drm/i915/gvt: Fix cmd length of VEB_DI_IECP (2019-05-30 11:31:43 +0800)

are available in the Git repository at:

  https://github.com/intel/gvt-linux tags/gvt-fixes-2019-06-05

for you to fetch changes up to 15e7f52a4596b496ce3da2fa4c1f94c6fb0023f2:

  drm/i915/gvt: save RING_HEAD into vreg when vgpu switched out (2019-06-03 13:18:36 +0800)

----------------------------------------------------------------
gvt-fixes-2019-06-05

- Fix i915 guest debug build for register command access (Weinan)
- Fix guest ring state after execution for hangcheck (Xiaolin)
- klocwork static check fixes (Alek)

----------------------------------------------------------------
Aleksei Gimbitskii (2):
      drm/i915/gvt: Check if cur_pt_type is valid
      drm/i915/gvt: Assign NULL to the pointer after memory free.

Weinan Li (1):
      drm/i915/gvt: add F_CMD_ACCESS flag for wa regs

Xiaolin Zhang (1):
      drm/i915/gvt: save RING_HEAD into vreg when vgpu switched out

 drivers/gpu/drm/i915/gvt/gtt.c       | 12 +++++++++++-
 drivers/gpu/drm/i915/gvt/handlers.c  | 13 +++++++------
 drivers/gpu/drm/i915/gvt/reg.h       |  2 ++
 drivers/gpu/drm/i915/gvt/scheduler.c | 25 +++++++++++++++++++++++++
 drivers/gpu/drm/i915/gvt/scheduler.h |  1 +
 5 files changed, 46 insertions(+), 7 deletions(-)

-- 
Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]

[-- Attachment #2: Type: text/plain, Size: 159 bytes --]

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [PULL] gvt-fixes
  2019-05-30  3:41   ` Zhenyu Wang
@ 2019-05-31  8:16     ` Joonas Lahtinen
  0 siblings, 0 replies; 36+ messages in thread
From: Joonas Lahtinen @ 2019-05-31  8:16 UTC (permalink / raw)
  To: Zhenyu Wang
  Cc: Jani Nikula, intel-gfx, Yuan, Hang, Lv, Zhiyuan, intel-gvt-dev

Quoting Zhenyu Wang (2019-05-30 06:41:37)
> Sorry about that! Missed that.. Please check regenerated one below.
> And I've dropped one commit for guest ring state update which had got
> more thought that should be reworked.

Pulled now. Thanks for the PR.

Regards, Joonas
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [PULL] gvt-fixes
  2019-05-29 12:07 ` Joonas Lahtinen
@ 2019-05-30  3:41   ` Zhenyu Wang
  2019-05-31  8:16     ` Joonas Lahtinen
  0 siblings, 1 reply; 36+ messages in thread
From: Zhenyu Wang @ 2019-05-30  3:41 UTC (permalink / raw)
  To: Joonas Lahtinen
  Cc: Jani Nikula, intel-gfx, Yuan, Hang, Lv, Zhiyuan, intel-gvt-dev


[-- Attachment #1.1: Type: text/plain, Size: 2762 bytes --]

On 2019.05.29 15:07:09 +0300, Joonas Lahtinen wrote:
> Quoting Zhenyu Wang (2019-05-29 12:06:08)
> > 
> > Hi,
> > 
> > Here's more gvt fixes for 5.2. This includes fixes for recently
> > seen arbitrary DMA map fault with sane gtt entry initialization,
> > and several enforcement fixes for e.g ggtt range validation, some
> > mode register handler and one cmd length fix for parser.
> 
> Applying the pull reveals that there is a patch with space missing from
> the Fixes: line. Could you fix it and re-generate?
> 
> "
> From https://github.com/intel/gvt-linux
>  * tag                         gvt-fixes-2019-05-29 -> FETCH_HEAD
> dim: 5d43bc76ad97 ("drm/i915/gvt: Initialize intel_gvt_gtt_entry in stack"): Subject in fixes line doesn't match referenced commit:
> dim:     7598e8700e9a(drm/i915/gvt: Missed to cancel dma map for ggtt entries)
> dim: ERROR: issues in commits detected, aborting
> "
> 

Sorry about that! Missed that.. Please check regenerated one below.
And I've dropped one commit for guest ring state update which had got
more thought that should be reworked.

Thanks
--
The following changes since commit 591c39ffac4ab1ddf2ea6d49331cb614e0682b28:

  drm/i915/gvt: Fix an error code in ppgtt_populate_spt_by_guest_entry() (2019-05-21 10:58:16 +0800)

are available in the Git repository at:

  https://github.com/intel/gvt-linux tags/gvt-fixes-2019-05-30

for you to fetch changes up to 3035e8cd6c316cb633b45bc9b38052ba2dfd299b:

  drm/i915/gvt: Fix cmd length of VEB_DI_IECP (2019-05-30 11:31:43 +0800)

----------------------------------------------------------------
gvt-fixes-2019-05-30

- Fix gtt entry update with sane initialization (Tina)
- Fix force-to-nonpriv warning from recent guest (Colin)
- Fix GFX_MODE and CSFE_CHICKEN1_REG handler for host only control (Colin)
- GGTT range validation enforced (Xiong)
- Fix cmd length for VEB_DI_IECP (Fred)

----------------------------------------------------------------
Colin Xu (3):
      drm/i915/gvt: Update force-to-nonpriv register whitelist
      drm/i915/gvt: Fix GFX_MODE handling
      drm/i915/gvt: Fix vGPU CSFE_CHICKEN1_REG mmio handler

Gao, Fred (1):
      drm/i915/gvt: Fix cmd length of VEB_DI_IECP

Tina Zhang (1):
      drm/i915/gvt: Initialize intel_gvt_gtt_entry in stack

Xiong Zhang (1):
      drm/i915/gvt: refine ggtt range validation

 drivers/gpu/drm/i915/gvt/cmd_parser.c |  2 +-
 drivers/gpu/drm/i915/gvt/gtt.c        | 26 ++++++++++++++++---------
 drivers/gpu/drm/i915/gvt/handlers.c   | 36 ++++++++++++++++++++++++++++++++++-
 3 files changed, 53 insertions(+), 11 deletions(-)


-- 
Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]

[-- Attachment #2: Type: text/plain, Size: 159 bytes --]

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [PULL] gvt-fixes
  2019-05-29  9:06 Zhenyu Wang
@ 2019-05-29 12:07 ` Joonas Lahtinen
  2019-05-30  3:41   ` Zhenyu Wang
  0 siblings, 1 reply; 36+ messages in thread
From: Joonas Lahtinen @ 2019-05-29 12:07 UTC (permalink / raw)
  To: Vivi, Rodrigo, Jani Nikula, Zhenyu Wang
  Cc: intel-gfx, intel-gvt-dev, Lv, Zhiyuan, Yuan, Hang

Quoting Zhenyu Wang (2019-05-29 12:06:08)
> 
> Hi,
> 
> Here's more gvt fixes for 5.2. This includes fixes for recently
> seen arbitrary DMA map fault with sane gtt entry initialization,
> and several enforcement fixes for e.g ggtt range validation, some
> mode register handler and one cmd length fix for parser.

Applying the pull reveals that there is a patch with space missing from
the Fixes: line. Could you fix it and re-generate?

"
From https://github.com/intel/gvt-linux
 * tag                         gvt-fixes-2019-05-29 -> FETCH_HEAD
dim: 5d43bc76ad97 ("drm/i915/gvt: Initialize intel_gvt_gtt_entry in stack"): Subject in fixes line doesn't match referenced commit:
dim:     7598e8700e9a(drm/i915/gvt: Missed to cancel dma map for ggtt entries)
dim: ERROR: issues in commits detected, aborting
"

Regards, Joonas
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* [PULL] gvt-fixes
@ 2019-05-29  9:06 Zhenyu Wang
  2019-05-29 12:07 ` Joonas Lahtinen
  0 siblings, 1 reply; 36+ messages in thread
From: Zhenyu Wang @ 2019-05-29  9:06 UTC (permalink / raw)
  To: Joonas Lahtinen, Vivi, Rodrigo, Jani Nikula
  Cc: intel-gfx, intel-gvt-dev, Lv, Zhiyuan, Yuan, Hang


[-- Attachment #1.1: Type: text/plain, Size: 2127 bytes --]


Hi,

Here's more gvt fixes for 5.2. This includes fixes for recently
seen arbitrary DMA map fault with sane gtt entry initialization,
and several enforcement fixes for e.g ggtt range validation, some
mode register handler and one cmd length fix for parser.

Thanks
--
The following changes since commit 591c39ffac4ab1ddf2ea6d49331cb614e0682b28:

  drm/i915/gvt: Fix an error code in ppgtt_populate_spt_by_guest_entry() (2019-05-21 10:58:16 +0800)

are available in the Git repository at:

  https://github.com/intel/gvt-linux tags/gvt-fixes-2019-05-29

for you to fetch changes up to 66b5cfa043e44eb15bcfd6488db7664ce7b3ac80:

  drm/i915/gvt: Fix cmd length of VEB_DI_IECP (2019-05-28 17:53:45 +0800)

----------------------------------------------------------------
gvt-fixes-2019-05-29

- Fix gtt entry update with sane initialization (Tina)
- Fix missed RING_HEAD/RING_TAIL update for vgpu state (Xiaolin)
- Fix force-to-nonpriv warning from recent guest (Colin)
- Fix GFX_MODE and CSFE_CHICKEN1_REG handler for host only control (Colin)
- GGTT range validation enforced (Xiong)
- Fix cmd length for VEB_DI_IECP (Fred)

----------------------------------------------------------------
Colin Xu (3):
      drm/i915/gvt: Update force-to-nonpriv register whitelist
      drm/i915/gvt: Fix GFX_MODE handling
      drm/i915/gvt: Fix vGPU CSFE_CHICKEN1_REG mmio handler

Gao, Fred (1):
      drm/i915/gvt: Fix cmd length of VEB_DI_IECP

Tina Zhang (1):
      drm/i915/gvt: Initialize intel_gvt_gtt_entry in stack

Xiaolin Zhang (1):
      drm/i915/gvt: save RING_HEAD into vreg when vgpu switched out

Xiong Zhang (1):
      drm/i915/gvt: refine ggtt range validation

 drivers/gpu/drm/i915/gvt/cmd_parser.c |  2 +-
 drivers/gpu/drm/i915/gvt/gtt.c        | 26 ++++++++++++++++---------
 drivers/gpu/drm/i915/gvt/handlers.c   | 36 ++++++++++++++++++++++++++++++++++-
 drivers/gpu/drm/i915/gvt/scheduler.c  |  4 ++++
 4 files changed, 57 insertions(+), 11 deletions(-)

-- 
Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]

[-- Attachment #2: Type: text/plain, Size: 159 bytes --]

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [PULL] gvt-fixes
  2019-05-21  6:24 Zhenyu Wang
@ 2019-05-21 12:35 ` Joonas Lahtinen
  0 siblings, 0 replies; 36+ messages in thread
From: Joonas Lahtinen @ 2019-05-21 12:35 UTC (permalink / raw)
  To: Vivi, Rodrigo, Jani Nikula, Zhenyu Wang
  Cc: intel-gfx, intel-gvt-dev, Lv, Zhiyuan, Yuan, Hang

Quoting Zhenyu Wang (2019-05-21 09:24:08)
> 
> Hi,
> 
> Here's gvt-fixes for 5.2-rc. It contains vgpu reset fix with
> proper timeline handling, fixes for guest TRTT setting which
> should be handled in context state instead of pushing directly
> to hardware and one error return fix.

This is now pulled. Thanks for the PR.

Regards, Joonas
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* [PULL] gvt-fixes
@ 2019-05-21  6:24 Zhenyu Wang
  2019-05-21 12:35 ` Joonas Lahtinen
  0 siblings, 1 reply; 36+ messages in thread
From: Zhenyu Wang @ 2019-05-21  6:24 UTC (permalink / raw)
  To: Joonas Lahtinen, Vivi, Rodrigo, Jani Nikula
  Cc: intel-gfx, intel-gvt-dev, Lv, Zhiyuan, Yuan, Hang


[-- Attachment #1.1: Type: text/plain, Size: 1961 bytes --]


Hi,

Here's gvt-fixes for 5.2-rc. It contains vgpu reset fix with
proper timeline handling, fixes for guest TRTT setting which
should be handled in context state instead of pushing directly
to hardware and one error return fix.

Thanks.
--
The following changes since commit a491cc8e1597ea25803191cded49d3686702a406:

  drm/i915: Truly bump ready tasks ahead of busywaits (2019-05-20 18:29:20 +0300)

are available in the Git repository at:

  https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-05-21

for you to fetch changes up to 591c39ffac4ab1ddf2ea6d49331cb614e0682b28:

  drm/i915/gvt: Fix an error code in ppgtt_populate_spt_by_guest_entry() (2019-05-21 10:58:16 +0800)

----------------------------------------------------------------
gvt-fixes-2019-05-21

- vGPU reset fix with sane init breadcrumb (Weinan)
- Fix TRTT handling to use context state (Yan)
- Fix one error return (Dan)

----------------------------------------------------------------
Dan Carpenter (1):
      drm/i915/gvt: Fix an error code in ppgtt_populate_spt_by_guest_entry()

Weinan (1):
      drm/i915/gvt: emit init breadcrumb for gvt request

Yan Zhao (4):
      drm/i915/gvt: use cmd to restore in-context mmios to hw for gen9 platform
      drm/i915/gvt: Tiled Resources mmios are in-context mmios for gen9+
      drm/i915/gvt: add 0x4dfc to gen9 save-restore list
      drm/i915/gvt: do not let TRTTE and 0x4dfc write passthrough to hardware

 drivers/gpu/drm/i915/gvt/cmd_parser.c   | 14 +++++++++-----
 drivers/gpu/drm/i915/gvt/gtt.c          |  4 +++-
 drivers/gpu/drm/i915/gvt/handlers.c     | 15 ---------------
 drivers/gpu/drm/i915/gvt/mmio_context.c | 23 ++++++++++-------------
 drivers/gpu/drm/i915/gvt/scheduler.c    | 23 ++++++++++++++++++++---
 5 files changed, 42 insertions(+), 37 deletions(-)


-- 
Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]

[-- Attachment #2: Type: text/plain, Size: 159 bytes --]

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [PULL] gvt-fixes
  2019-04-11  6:49 Zhenyu Wang
@ 2019-04-11 16:48 ` Rodrigo Vivi
  0 siblings, 0 replies; 36+ messages in thread
From: Rodrigo Vivi @ 2019-04-11 16:48 UTC (permalink / raw)
  To: Zhenyu Wang
  Cc: Jani Nikula, intel-gfx, Yuan, Hang, Lv, Zhiyuan, intel-gvt-dev

On Thu, Apr 11, 2019 at 02:49:10PM +0800, Zhenyu Wang wrote:
> 
> Hi,
> 
> This includes one vGPU display plane size regression fix,
> one for preventing use-after-free in ppgtt shadow free function
> and another warning fix for iomem access annotation.

pulled, thanks!

> 
> Thanks.
> --
> The following changes since commit cf9ed66671ec5f6cacc7b6efbad9d7c9e5e31776:
> 
>   drm/i915/gvt: Fix kerneldoc typo for intel_vgpu_emulate_hotplug (2019-04-04 08:45:45 +0800)
> 
> are available in the Git repository at:
> 
>   https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-04-11
> 
> for you to fetch changes up to cd7879f79f83aec4bb13f0f823f323911dc5397b:
> 
>   drm/i915/gvt: Roundup fb->height into tile's height at calucation fb->size (2019-04-11 11:09:53 +0800)
> 
> ----------------------------------------------------------------
> gvt-fixes-2019-04-11
> 
> - Fix sparse warning on iomem usage (Chris)
> - Prevent use-after-free for ppgtt shadow table free (Chris)
> - Fix display plane size regression for tiled surface (Xiong)
> 
> ----------------------------------------------------------------
> Chris Wilson (2):
>       drm/i915/gvt: Annotate iomem usage
>       drm/i915/gvt: Prevent use-after-free in ppgtt_free_all_spt()
> 
> Xiong Zhang (1):
>       drm/i915/gvt: Roundup fb->height into tile's height at calucation fb->size
> 
>  drivers/gpu/drm/i915/gvt/dmabuf.c |  9 ++++++---
>  drivers/gpu/drm/i915/gvt/gtt.c    | 12 +++++++++---
>  drivers/gpu/drm/i915/gvt/kvmgt.c  |  6 +++---
>  3 files changed, 18 insertions(+), 9 deletions(-)
> 
> 
> -- 
> Open Source Technology Center, Intel ltd.
> 
> $gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827


_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* [PULL] gvt-fixes
@ 2019-04-11  6:49 Zhenyu Wang
  2019-04-11 16:48 ` Rodrigo Vivi
  0 siblings, 1 reply; 36+ messages in thread
From: Zhenyu Wang @ 2019-04-11  6:49 UTC (permalink / raw)
  To: Vivi, Rodrigo, Joonas Lahtinen, Jani Nikula
  Cc: intel-gfx, intel-gvt-dev, Lv, Zhiyuan, Yuan, Hang


[-- Attachment #1.1: Type: text/plain, Size: 1551 bytes --]


Hi,

This includes one vGPU display plane size regression fix,
one for preventing use-after-free in ppgtt shadow free function
and another warning fix for iomem access annotation.

Thanks.
--
The following changes since commit cf9ed66671ec5f6cacc7b6efbad9d7c9e5e31776:

  drm/i915/gvt: Fix kerneldoc typo for intel_vgpu_emulate_hotplug (2019-04-04 08:45:45 +0800)

are available in the Git repository at:

  https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-04-11

for you to fetch changes up to cd7879f79f83aec4bb13f0f823f323911dc5397b:

  drm/i915/gvt: Roundup fb->height into tile's height at calucation fb->size (2019-04-11 11:09:53 +0800)

----------------------------------------------------------------
gvt-fixes-2019-04-11

- Fix sparse warning on iomem usage (Chris)
- Prevent use-after-free for ppgtt shadow table free (Chris)
- Fix display plane size regression for tiled surface (Xiong)

----------------------------------------------------------------
Chris Wilson (2):
      drm/i915/gvt: Annotate iomem usage
      drm/i915/gvt: Prevent use-after-free in ppgtt_free_all_spt()

Xiong Zhang (1):
      drm/i915/gvt: Roundup fb->height into tile's height at calucation fb->size

 drivers/gpu/drm/i915/gvt/dmabuf.c |  9 ++++++---
 drivers/gpu/drm/i915/gvt/gtt.c    | 12 +++++++++---
 drivers/gpu/drm/i915/gvt/kvmgt.c  |  6 +++---
 3 files changed, 18 insertions(+), 9 deletions(-)


-- 
Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]

[-- Attachment #2: Type: text/plain, Size: 159 bytes --]

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [PULL] gvt-fixes
  2019-04-04  0:32   ` Zhenyu Wang
@ 2019-04-04  1:03     ` Rodrigo Vivi
  0 siblings, 0 replies; 36+ messages in thread
From: Rodrigo Vivi @ 2019-04-04  1:03 UTC (permalink / raw)
  To: Zhenyu Wang
  Cc: Jani Nikula, intel-gfx, Yuan, Hang, Lv, Zhiyuan, intel-gvt-dev

On Thu, Apr 04, 2019 at 08:32:06AM +0800, Zhenyu Wang wrote:
> On 2019.04.03 17:12:37 -0700, Rodrigo Vivi wrote:
> > On Tue, Apr 02, 2019 at 05:40:37PM +0800, Zhenyu Wang wrote:
> > > 
> > > Hi,
> > > 
> > > Here's gvt-fixes for 5.1-rc4 which includes misc fixes for
> > > vGPU display plane size calculation, shadow mm pin count,
> > > error recovery path for workload create and one kerneldoc
> > > fix which I missed to include before.
> > 
> > dim: 000d38970e98 ("drm/i915/gvt: Correct the calculation of plane size"): Fixes: SHA1 needs at least 12 digits:
> > dim:     e546e281d33("drm/i915/gvt: Dmabuf support for GVT-g")
> > dim: ERROR: issues in commits detected, aborting
> > 
> > Is it something you could fix on your side without having
> > to by-pass dim this time?
> > 
> 
> Sorry about that, looks people still doesn't generate Fixes tag
> properly.

dim has a great helper for all developers to generate Fixes tags.

dim fixes <hash>

Besides the right tag it will also add right cc stable and other
cc folks.

We should advertise it more ;)

>  I'll fix that and resend.

I pulled the new one. Thanks for that.

> 
> -- 
> Open Source Technology Center, Intel ltd.
> 
> $gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827


_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [PULL] gvt-fixes
  2019-04-04  0:12 ` Rodrigo Vivi
  2019-04-04  0:32   ` Zhenyu Wang
@ 2019-04-04  0:39   ` Zhenyu Wang
  1 sibling, 0 replies; 36+ messages in thread
From: Zhenyu Wang @ 2019-04-04  0:39 UTC (permalink / raw)
  To: Rodrigo Vivi
  Cc: Jani Nikula, intel-gfx, Yuan, Hang, Lv, Zhiyuan, intel-gvt-dev


[-- Attachment #1.1: Type: text/plain, Size: 2176 bytes --]

On 2019.04.03 17:12:37 -0700, Rodrigo Vivi wrote:
> On Tue, Apr 02, 2019 at 05:40:37PM +0800, Zhenyu Wang wrote:
> > 
> > Hi,
> > 
> > Here's gvt-fixes for 5.1-rc4 which includes misc fixes for
> > vGPU display plane size calculation, shadow mm pin count,
> > error recovery path for workload create and one kerneldoc
> > fix which I missed to include before.
> 
> dim: 000d38970e98 ("drm/i915/gvt: Correct the calculation of plane size"): Fixes: SHA1 needs at least 12 digits:
> dim:     e546e281d33("drm/i915/gvt: Dmabuf support for GVT-g")
> dim: ERROR: issues in commits detected, aborting
> 
> Is it something you could fix on your side without having
> to by-pass dim this time?
> 

Please re-pull this one.

Thanks
--
The following changes since commit 26cdaac4793c49357d2c731f2190632cefb7efb1:

  drm/i915/icl: Fix VEBOX mismatch BUG_ON() (2019-03-28 15:36:40 +0200)

are available in the Git repository at:

  https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-04-04

for you to fetch changes up to cf9ed66671ec5f6cacc7b6efbad9d7c9e5e31776:

  drm/i915/gvt: Fix kerneldoc typo for intel_vgpu_emulate_hotplug (2019-04-04 08:45:45 +0800)

----------------------------------------------------------------
gvt-fixes-2019-04-04

- Fix shadow mm pin count (Yan)
- Fix cmd parser error path recover (Yan)
- Fix vGPU display plane size calculation (Xiong)
- Fix kerneldoc (Chris)

----------------------------------------------------------------
Chris Wilson (1):
      drm/i915/gvt: Fix kerneldoc typo for intel_vgpu_emulate_hotplug

Xiong Zhang (1):
      drm/i915/gvt: Correct the calculation of plane size

Yan Zhao (2):
      drm/i915/gvt: do not deliver a workload if its creation fails
      drm/i915/gvt: do not let pin count of shadow mm go negative

 drivers/gpu/drm/i915/gvt/display.c   | 2 +-
 drivers/gpu/drm/i915/gvt/dmabuf.c    | 8 ++------
 drivers/gpu/drm/i915/gvt/gtt.c       | 2 +-
 drivers/gpu/drm/i915/gvt/scheduler.c | 5 +++--
 4 files changed, 7 insertions(+), 10 deletions(-)


-- 
Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]

[-- Attachment #2: Type: text/plain, Size: 159 bytes --]

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [PULL] gvt-fixes
  2019-04-04  0:12 ` Rodrigo Vivi
@ 2019-04-04  0:32   ` Zhenyu Wang
  2019-04-04  1:03     ` Rodrigo Vivi
  2019-04-04  0:39   ` Zhenyu Wang
  1 sibling, 1 reply; 36+ messages in thread
From: Zhenyu Wang @ 2019-04-04  0:32 UTC (permalink / raw)
  To: Rodrigo Vivi
  Cc: Jani Nikula, intel-gfx, Yuan, Hang, Lv, Zhiyuan, intel-gvt-dev


[-- Attachment #1.1: Type: text/plain, Size: 916 bytes --]

On 2019.04.03 17:12:37 -0700, Rodrigo Vivi wrote:
> On Tue, Apr 02, 2019 at 05:40:37PM +0800, Zhenyu Wang wrote:
> > 
> > Hi,
> > 
> > Here's gvt-fixes for 5.1-rc4 which includes misc fixes for
> > vGPU display plane size calculation, shadow mm pin count,
> > error recovery path for workload create and one kerneldoc
> > fix which I missed to include before.
> 
> dim: 000d38970e98 ("drm/i915/gvt: Correct the calculation of plane size"): Fixes: SHA1 needs at least 12 digits:
> dim:     e546e281d33("drm/i915/gvt: Dmabuf support for GVT-g")
> dim: ERROR: issues in commits detected, aborting
> 
> Is it something you could fix on your side without having
> to by-pass dim this time?
> 

Sorry about that, looks people still doesn't generate Fixes tag
properly. I'll fix that and resend.

-- 
Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]

[-- Attachment #2: Type: text/plain, Size: 159 bytes --]

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [PULL] gvt-fixes
  2019-04-02  9:40 Zhenyu Wang
@ 2019-04-04  0:12 ` Rodrigo Vivi
  2019-04-04  0:32   ` Zhenyu Wang
  2019-04-04  0:39   ` Zhenyu Wang
  0 siblings, 2 replies; 36+ messages in thread
From: Rodrigo Vivi @ 2019-04-04  0:12 UTC (permalink / raw)
  To: Zhenyu Wang
  Cc: Jani Nikula, intel-gfx, Yuan, Hang, Lv, Zhiyuan, intel-gvt-dev

On Tue, Apr 02, 2019 at 05:40:37PM +0800, Zhenyu Wang wrote:
> 
> Hi,
> 
> Here's gvt-fixes for 5.1-rc4 which includes misc fixes for
> vGPU display plane size calculation, shadow mm pin count,
> error recovery path for workload create and one kerneldoc
> fix which I missed to include before.

dim: 000d38970e98 ("drm/i915/gvt: Correct the calculation of plane size"): Fixes: SHA1 needs at least 12 digits:
dim:     e546e281d33("drm/i915/gvt: Dmabuf support for GVT-g")
dim: ERROR: issues in commits detected, aborting

Is it something you could fix on your side without having
to by-pass dim this time?

Thanks,
Rodrigo.

> 
> Thanks.
> --
> The following changes since commit 26cdaac4793c49357d2c731f2190632cefb7efb1:
> 
>   drm/i915/icl: Fix VEBOX mismatch BUG_ON() (2019-03-28 15:36:40 +0200)
> 
> are available in the Git repository at:
> 
>   https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-04-02
> 
> for you to fetch changes up to a14f068545cc13db9e0ad0ea451ec42e5abc97c0:
> 
>   drm/i915/gvt: Fix kerneldoc typo for intel_vgpu_emulate_hotplug (2019-03-29 10:31:15 +0800)
> 
> ----------------------------------------------------------------
> gvt-fixes-2019-04-02
> 
> - Fix shadow mm pin count (Yan)
> - Fix cmd parser error path recover (Yan)
> - Fix vGPU display plane size calculation (Xiong)
> - Fix kerneldoc (Chris)
> 
> ----------------------------------------------------------------
> Chris Wilson (1):
>       drm/i915/gvt: Fix kerneldoc typo for intel_vgpu_emulate_hotplug
> 
> Xiong Zhang (1):
>       drm/i915/gvt: Correct the calculation of plane size
> 
> Yan Zhao (2):
>       drm/i915/gvt: do not deliver a workload if its creation fails
>       drm/i915/gvt: do not let pin count of shadow mm go negative
> 
>  drivers/gpu/drm/i915/gvt/display.c   | 2 +-
>  drivers/gpu/drm/i915/gvt/dmabuf.c    | 8 ++------
>  drivers/gpu/drm/i915/gvt/gtt.c       | 2 +-
>  drivers/gpu/drm/i915/gvt/scheduler.c | 5 +++--
>  4 files changed, 7 insertions(+), 10 deletions(-)
> 
> 
> -- 
> Open Source Technology Center, Intel ltd.
> 
> $gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827


_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* [PULL] gvt-fixes
@ 2019-04-02  9:40 Zhenyu Wang
  2019-04-04  0:12 ` Rodrigo Vivi
  0 siblings, 1 reply; 36+ messages in thread
From: Zhenyu Wang @ 2019-04-02  9:40 UTC (permalink / raw)
  To: Jani Nikula, Vivi, Rodrigo, Joonas Lahtinen
  Cc: intel-gfx, intel-gvt-dev, Lv, Zhiyuan, Yuan, Hang


[-- Attachment #1.1: Type: text/plain, Size: 1670 bytes --]


Hi,

Here's gvt-fixes for 5.1-rc4 which includes misc fixes for
vGPU display plane size calculation, shadow mm pin count,
error recovery path for workload create and one kerneldoc
fix which I missed to include before.

Thanks.
--
The following changes since commit 26cdaac4793c49357d2c731f2190632cefb7efb1:

  drm/i915/icl: Fix VEBOX mismatch BUG_ON() (2019-03-28 15:36:40 +0200)

are available in the Git repository at:

  https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-04-02

for you to fetch changes up to a14f068545cc13db9e0ad0ea451ec42e5abc97c0:

  drm/i915/gvt: Fix kerneldoc typo for intel_vgpu_emulate_hotplug (2019-03-29 10:31:15 +0800)

----------------------------------------------------------------
gvt-fixes-2019-04-02

- Fix shadow mm pin count (Yan)
- Fix cmd parser error path recover (Yan)
- Fix vGPU display plane size calculation (Xiong)
- Fix kerneldoc (Chris)

----------------------------------------------------------------
Chris Wilson (1):
      drm/i915/gvt: Fix kerneldoc typo for intel_vgpu_emulate_hotplug

Xiong Zhang (1):
      drm/i915/gvt: Correct the calculation of plane size

Yan Zhao (2):
      drm/i915/gvt: do not deliver a workload if its creation fails
      drm/i915/gvt: do not let pin count of shadow mm go negative

 drivers/gpu/drm/i915/gvt/display.c   | 2 +-
 drivers/gpu/drm/i915/gvt/dmabuf.c    | 8 ++------
 drivers/gpu/drm/i915/gvt/gtt.c       | 2 +-
 drivers/gpu/drm/i915/gvt/scheduler.c | 5 +++--
 4 files changed, 7 insertions(+), 10 deletions(-)


-- 
Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]

[-- Attachment #2: Type: text/plain, Size: 159 bytes --]

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [PULL] gvt-fixes
  2019-03-21  3:50 Zhenyu Wang
@ 2019-03-21 20:03 ` Rodrigo Vivi
  0 siblings, 0 replies; 36+ messages in thread
From: Rodrigo Vivi @ 2019-03-21 20:03 UTC (permalink / raw)
  To: Zhenyu Wang
  Cc: Jani Nikula, intel-gfx, Yuan, Hang, Lv, Zhiyuan, intel-gvt-dev

On Thu, Mar 21, 2019 at 11:50:18AM +0800, Zhenyu Wang wrote:
> 
> Hi,
> 
> Sorry that I might miss 5.1-rc1 window as I was in full day event
> during this week.

hmm... my bad. I should had remembered that you had stuff queued for
-fixes that we didn't put in -next-fixes....

I'm sorry.

> Here's re-generated gvt-fixes against
> drm-intel-fixes. This contains fixes for newer version of Windows
> driver, e.g fixing parser for MI_FLUSH_DW command and fixed windows
> font render error, with other stable fix in error path, and fix
> unexpected workload submission when vGPU idle, etc. Details are below.

pulled to drm-intel-fixes now, but this is probably just going up
next week.

Thanks,
Rodrigo.

> 
> Thanks!
> --
> The following changes since commit 0f75551216091223efe1f18295f655aff6415385:
> 
>   drm/i915/gvt: release shadow batch buffer and wa_ctx before destroy one workload (2019-01-23 13:58:46 +0800)
> 
> are available in the Git repository at:
> 
>   https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-03-21
> 
> for you to fetch changes up to 72aabfb862e40ee83c136c4f87877c207e6859b7:
> 
>   drm/i915/gvt: Add mutual lock for ppgtt mm LRU list (2019-03-04 14:45:28 +0800)
> 
> ----------------------------------------------------------------
> gvt-fixes-2019-03-21
> 
> - Fix MI_FLUSH_DW cmd parser on index check (Zhenyu)
> - Fix Windows guest font render error (Colin)
> - Fix unexpected workload submission for inactive vGPU (Weinan)
> - Fix incorrect workload submission in error path (Zhenyu)
> - Fix warning for shadow ppgtt mm reclaim list walk with locking (Zhenyu)
> 
> ----------------------------------------------------------------
> Colin Xu (1):
>       drm/i915/gvt: Add in context mmio 0x20D8 to gen9 mmio list
> 
> Weinan Li (1):
>       drm/i915/gvt: stop scheduling workload when vgpu is inactive
> 
> Zhenyu Wang (4):
>       drm/i915/gvt: Fix MI_FLUSH_DW parsing with correct index check
>       drm/i915/gvt: Don't submit request for error workload dispatch
>       drm/i915/gvt: Only assign ppgtt root at dispatch time
>       drm/i915/gvt: Add mutual lock for ppgtt mm LRU list
> 
>  drivers/gpu/drm/i915/gvt/cmd_parser.c   |  2 +-
>  drivers/gpu/drm/i915/gvt/gtt.c          | 14 +++++++++++++-
>  drivers/gpu/drm/i915/gvt/gtt.h          |  1 +
>  drivers/gpu/drm/i915/gvt/mmio_context.c |  1 +
>  drivers/gpu/drm/i915/gvt/scheduler.c    | 28 ++++++++++++++++++++--------
>  5 files changed, 36 insertions(+), 10 deletions(-)
> 
> -- 
> Open Source Technology Center, Intel ltd.
> 
> $gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827


_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* [PULL] gvt-fixes
@ 2019-03-21  3:50 Zhenyu Wang
  2019-03-21 20:03 ` Rodrigo Vivi
  0 siblings, 1 reply; 36+ messages in thread
From: Zhenyu Wang @ 2019-03-21  3:50 UTC (permalink / raw)
  To: Vivi, Rodrigo, Jani Nikula, Joonas Lahtinen
  Cc: intel-gfx, intel-gvt-dev, Lv, Zhiyuan, Yuan, Hang


[-- Attachment #1.1: Type: text/plain, Size: 2243 bytes --]


Hi,

Sorry that I might miss 5.1-rc1 window as I was in full day event
during this week. Here's re-generated gvt-fixes against
drm-intel-fixes. This contains fixes for newer version of Windows
driver, e.g fixing parser for MI_FLUSH_DW command and fixed windows
font render error, with other stable fix in error path, and fix
unexpected workload submission when vGPU idle, etc. Details are below.

Thanks!
--
The following changes since commit 0f75551216091223efe1f18295f655aff6415385:

  drm/i915/gvt: release shadow batch buffer and wa_ctx before destroy one workload (2019-01-23 13:58:46 +0800)

are available in the Git repository at:

  https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-03-21

for you to fetch changes up to 72aabfb862e40ee83c136c4f87877c207e6859b7:

  drm/i915/gvt: Add mutual lock for ppgtt mm LRU list (2019-03-04 14:45:28 +0800)

----------------------------------------------------------------
gvt-fixes-2019-03-21

- Fix MI_FLUSH_DW cmd parser on index check (Zhenyu)
- Fix Windows guest font render error (Colin)
- Fix unexpected workload submission for inactive vGPU (Weinan)
- Fix incorrect workload submission in error path (Zhenyu)
- Fix warning for shadow ppgtt mm reclaim list walk with locking (Zhenyu)

----------------------------------------------------------------
Colin Xu (1):
      drm/i915/gvt: Add in context mmio 0x20D8 to gen9 mmio list

Weinan Li (1):
      drm/i915/gvt: stop scheduling workload when vgpu is inactive

Zhenyu Wang (4):
      drm/i915/gvt: Fix MI_FLUSH_DW parsing with correct index check
      drm/i915/gvt: Don't submit request for error workload dispatch
      drm/i915/gvt: Only assign ppgtt root at dispatch time
      drm/i915/gvt: Add mutual lock for ppgtt mm LRU list

 drivers/gpu/drm/i915/gvt/cmd_parser.c   |  2 +-
 drivers/gpu/drm/i915/gvt/gtt.c          | 14 +++++++++++++-
 drivers/gpu/drm/i915/gvt/gtt.h          |  1 +
 drivers/gpu/drm/i915/gvt/mmio_context.c |  1 +
 drivers/gpu/drm/i915/gvt/scheduler.c    | 28 ++++++++++++++++++++--------
 5 files changed, 36 insertions(+), 10 deletions(-)

-- 
Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]

[-- Attachment #2: Type: text/plain, Size: 159 bytes --]

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* Re: [PULL] gvt-fixes
  2019-01-24  5:48 Zhenyu Wang
@ 2019-01-31  9:45 ` Jani Nikula
  0 siblings, 0 replies; 36+ messages in thread
From: Jani Nikula @ 2019-01-31  9:45 UTC (permalink / raw)
  To: Zhenyu Wang, Vivi, Rodrigo, Joonas Lahtinen
  Cc: intel-gfx, intel-gvt-dev, Lv, Zhiyuan, Yuan, Hang

On Thu, 24 Jan 2019, Zhenyu Wang <zhenyuw@linux.intel.com> wrote:
> Hi,
>
> Here's one fix for gvt to destroy shadow batch and indirect context
> properly.

I seem to have failed to let you know that I've pulled this.

Thanks,
Jani.



>
> Thanks.
> --
> The following changes since commit 51b00d8509dc69c98740da2ad07308b630d3eb7d:
>
>   drm/i915/gvt: Fix mmap range check (2019-01-15 19:04:45 +0800)
>
> are available in the Git repository at:
>
>   https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-01-24
>
> for you to fetch changes up to 0f75551216091223efe1f18295f655aff6415385:
>
>   drm/i915/gvt: release shadow batch buffer and wa_ctx before destroy one workload (2019-01-23 13:58:46 +0800)
>
> ----------------------------------------------------------------
> gvt-fixes-2019-01-24
>
> - Fix destroy of shadow batch and indirect ctx (Weinan)
>
> ----------------------------------------------------------------
> Weinan Li (1):
>       drm/i915/gvt: release shadow batch buffer and wa_ctx before destroy one workload
>
>  drivers/gpu/drm/i915/gvt/scheduler.c | 11 ++++++-----
>  1 file changed, 6 insertions(+), 5 deletions(-)

-- 
Jani Nikula, Intel Open Source Graphics Center
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

* [PULL] gvt-fixes
@ 2019-01-24  5:48 Zhenyu Wang
  2019-01-31  9:45 ` Jani Nikula
  0 siblings, 1 reply; 36+ messages in thread
From: Zhenyu Wang @ 2019-01-24  5:48 UTC (permalink / raw)
  To: Jani Nikula, Vivi, Rodrigo, Joonas Lahtinen
  Cc: intel-gfx, intel-gvt-dev, Lv, Zhiyuan, Yuan, Hang


[-- Attachment #1.1: Type: text/plain, Size: 1089 bytes --]


Hi,

Here's one fix for gvt to destroy shadow batch and indirect context
properly.

Thanks.
--
The following changes since commit 51b00d8509dc69c98740da2ad07308b630d3eb7d:

  drm/i915/gvt: Fix mmap range check (2019-01-15 19:04:45 +0800)

are available in the Git repository at:

  https://github.com/intel/gvt-linux.git tags/gvt-fixes-2019-01-24

for you to fetch changes up to 0f75551216091223efe1f18295f655aff6415385:

  drm/i915/gvt: release shadow batch buffer and wa_ctx before destroy one workload (2019-01-23 13:58:46 +0800)

----------------------------------------------------------------
gvt-fixes-2019-01-24

- Fix destroy of shadow batch and indirect ctx (Weinan)

----------------------------------------------------------------
Weinan Li (1):
      drm/i915/gvt: release shadow batch buffer and wa_ctx before destroy one workload

 drivers/gpu/drm/i915/gvt/scheduler.c | 11 ++++++-----
 1 file changed, 6 insertions(+), 5 deletions(-)

-- 
Open Source Technology Center, Intel ltd.

$gpg --keyserver wwwkeys.pgp.net --recv-keys 4D781827

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 195 bytes --]

[-- Attachment #2: Type: text/plain, Size: 160 bytes --]

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply	[flat|nested] 36+ messages in thread

end of thread, other threads:[~2024-02-05  3:20 UTC | newest]

Thread overview: 36+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-11-12  6:18 [PULL] gvt-fixes Zhenyu Wang
2019-11-12  6:18 ` [Intel-gfx] " Zhenyu Wang
2019-11-12 20:36 ` Vivi, Rodrigo
2019-11-12 20:36   ` [Intel-gfx] " Vivi, Rodrigo
  -- strict thread matches above, loose matches on Subject: below --
2024-01-31  9:38 Zhenyu Wang
2024-02-01 14:44 ` Joonas Lahtinen
2024-02-05  3:21   ` Zhenyu Wang
2019-11-22  3:33 Zhenyu Wang
2019-08-13  9:58 Zhenyu Wang
2019-08-13 13:41 ` Jani Nikula
2019-07-23  9:29 Zhenyu Wang
2019-07-29  3:33 ` Zhenyu Wang
2019-07-29 11:05   ` Jani Nikula
2019-07-30  7:00     ` Zhenyu Wang
2019-07-30  8:33       ` Jani Nikula
2019-06-19  6:22 Zhenyu Wang
2019-06-19  7:56 ` Jani Nikula
2019-06-05  8:49 Zhenyu Wang
2019-06-06 12:04 ` Joonas Lahtinen
2019-05-29  9:06 Zhenyu Wang
2019-05-29 12:07 ` Joonas Lahtinen
2019-05-30  3:41   ` Zhenyu Wang
2019-05-31  8:16     ` Joonas Lahtinen
2019-05-21  6:24 Zhenyu Wang
2019-05-21 12:35 ` Joonas Lahtinen
2019-04-11  6:49 Zhenyu Wang
2019-04-11 16:48 ` Rodrigo Vivi
2019-04-02  9:40 Zhenyu Wang
2019-04-04  0:12 ` Rodrigo Vivi
2019-04-04  0:32   ` Zhenyu Wang
2019-04-04  1:03     ` Rodrigo Vivi
2019-04-04  0:39   ` Zhenyu Wang
2019-03-21  3:50 Zhenyu Wang
2019-03-21 20:03 ` Rodrigo Vivi
2019-01-24  5:48 Zhenyu Wang
2019-01-31  9:45 ` Jani Nikula

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.