All of lore.kernel.org
 help / color / mirror / Atom feed
From: Saravana Kannan <skannan@codeaurora.org>
To: Suzuki K Poulose <Suzuki.Poulose@arm.com>
Cc: Mark Rutland <mark.rutland@arm.com>,
	robh@kernel.org, mathieu.poirier@linaro.org,
	peterz@infradead.org, sudeep.holla@arm.com, will.deacon@arm.com,
	linux-kernel@vger.kernel.org, marc.zyngier@arm.com,
	jonathan.cameron@huawei.com, frowand.list@gmail.com,
	leo.yan@linaro.org, linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v11 8/8] perf: ARM DynamIQ Shared Unit PMU support
Date: Wed, 07 Mar 2018 13:36:23 -0800	[thread overview]
Message-ID: <5AA05B57.9010005@codeaurora.org> (raw)
In-Reply-To: <f340190f-8286-bd3c-c743-79a3d48cc33d@arm.com>

On 03/07/2018 06:59 AM, Suzuki K Poulose wrote:
>
>
> Hi Saravana,
>
> Sorry for the late response, I was out on vacation.
>
> On 05/03/18 22:10, Saravana Kannan wrote:
>> On 03/05/2018 02:59 AM, Mark Rutland wrote:
>>> On Fri, Mar 02, 2018 at 11:19:56AM -0800, Saravana Kannan wrote:
>>>> On 03/02/2018 02:42 AM, Mark Rutland wrote:
>>>>> It's important to note that the DSU PMU's event_init() ensures events
>>>>> are affine to a single CPU, and the perf core code serializes
>>>>> operations
>>>>> on those events via the context lock.
>>>>
>>>> Ah, I see that now. Thanks!
>>>>
>>>>> Therefore, two CPUs *won't* try to access the registers
>>>>> simultaneously.
>>>>
>>>> Right, and this driver seems to be going through a lot of work to
>>>> make sure
>>>> all events are read in one CPU.
>>>>
>>>> Do you even have an upstream target where there are multiple DSU's in a
>>>> system?
>>>
>>> I have no idea, though I do beleive that it's possible for a system to
>>> have multiple DSUs.
>>>
>>>> If not, we can simplify a ton of this code (no hotplug notifiers, no
>>>> migrating PMUs, no SMP calls, etc) by just adding a spinlock and
>>>> letting any
>>>> CPU read these DSU counters.
>>>
>>> Regardless of whether we allow arbitrary CPUs to read the counters,
>>> other logic still needs to be CPU affine, and we'll still need hotplug
>>> notifiers and event migration.
>>
>> If you have to support multiple DSUs in a system, then the need is
>> obvious. But if you don't have to support multiple DSU, it's not
>> obvious to me on why you still need CPU affining or hotplug notifiers.
>> Could you please provide me pointers for general understanding?
>>
>
> We need to support multiple DSUs as such configurations are possible.
>
>>
>>> I am not necessarily opposed to allowing read() calls from associated
>>> CPUs, but as before, I'll leave that to Suzuki.
>
> I am fine with reading the registers from any of the associated CPUs.
>

If that's the case, can you please use my patch? And if it looks good to 
you, give an Ack and ask Peter to pull it in as you'd be the user?

Thanks,
Saravana


-- 
Qualcomm Innovation Center, Inc.
The Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project

WARNING: multiple messages have this Message-ID (diff)
From: skannan@codeaurora.org (Saravana Kannan)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v11 8/8] perf: ARM DynamIQ Shared Unit PMU support
Date: Wed, 07 Mar 2018 13:36:23 -0800	[thread overview]
Message-ID: <5AA05B57.9010005@codeaurora.org> (raw)
In-Reply-To: <f340190f-8286-bd3c-c743-79a3d48cc33d@arm.com>

On 03/07/2018 06:59 AM, Suzuki K Poulose wrote:
>
>
> Hi Saravana,
>
> Sorry for the late response, I was out on vacation.
>
> On 05/03/18 22:10, Saravana Kannan wrote:
>> On 03/05/2018 02:59 AM, Mark Rutland wrote:
>>> On Fri, Mar 02, 2018 at 11:19:56AM -0800, Saravana Kannan wrote:
>>>> On 03/02/2018 02:42 AM, Mark Rutland wrote:
>>>>> It's important to note that the DSU PMU's event_init() ensures events
>>>>> are affine to a single CPU, and the perf core code serializes
>>>>> operations
>>>>> on those events via the context lock.
>>>>
>>>> Ah, I see that now. Thanks!
>>>>
>>>>> Therefore, two CPUs *won't* try to access the registers
>>>>> simultaneously.
>>>>
>>>> Right, and this driver seems to be going through a lot of work to
>>>> make sure
>>>> all events are read in one CPU.
>>>>
>>>> Do you even have an upstream target where there are multiple DSU's in a
>>>> system?
>>>
>>> I have no idea, though I do beleive that it's possible for a system to
>>> have multiple DSUs.
>>>
>>>> If not, we can simplify a ton of this code (no hotplug notifiers, no
>>>> migrating PMUs, no SMP calls, etc) by just adding a spinlock and
>>>> letting any
>>>> CPU read these DSU counters.
>>>
>>> Regardless of whether we allow arbitrary CPUs to read the counters,
>>> other logic still needs to be CPU affine, and we'll still need hotplug
>>> notifiers and event migration.
>>
>> If you have to support multiple DSUs in a system, then the need is
>> obvious. But if you don't have to support multiple DSU, it's not
>> obvious to me on why you still need CPU affining or hotplug notifiers.
>> Could you please provide me pointers for general understanding?
>>
>
> We need to support multiple DSUs as such configurations are possible.
>
>>
>>> I am not necessarily opposed to allowing read() calls from associated
>>> CPUs, but as before, I'll leave that to Suzuki.
>
> I am fine with reading the registers from any of the associated CPUs.
>

If that's the case, can you please use my patch? And if it looks good to 
you, give an Ack and ask Peter to pull it in as you'd be the user?

Thanks,
Saravana


-- 
Qualcomm Innovation Center, Inc.
The Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project

  reply	other threads:[~2018-03-07 21:36 UTC|newest]

Thread overview: 66+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-01-02 11:25 [PATCH v11 0/8] perf: Support for ARM DynamIQ Shared Unit Suzuki K Poulose
2018-01-02 11:25 ` Suzuki K Poulose
2018-01-02 11:25 ` [PATCH v11 1/8] perf: Export perf_event_update_userpage Suzuki K Poulose
2018-01-02 11:25   ` Suzuki K Poulose
2018-01-02 11:25 ` [PATCH v11 2/8] of: Add helper for mapping device node to logical CPU number Suzuki K Poulose
2018-01-02 11:25   ` Suzuki K Poulose
2018-01-02 11:25   ` Suzuki K Poulose
2018-01-02 11:25 ` [PATCH v11 3/8] coresight: of: Use of_cpu_node_to_id helper Suzuki K Poulose
2018-01-02 11:25   ` Suzuki K Poulose
2018-01-02 11:25 ` [PATCH v11 4/8] irqchip: gic-v3: " Suzuki K Poulose
2018-01-02 11:25   ` Suzuki K Poulose
2018-01-02 11:25 ` [PATCH v11 5/8] arm64: Use of_cpu_node_to_id helper for CPU topology parsing Suzuki K Poulose
2018-01-02 11:25   ` Suzuki K Poulose
2018-01-02 11:25 ` [PATCH v11 6/8] arm_pmu: Use of_cpu_node_to_id helper Suzuki K Poulose
2018-01-02 11:25   ` Suzuki K Poulose
2018-01-02 11:25 ` [PATCH v11 7/8] dt-bindings: Document devicetree binding for ARM DSU PMU Suzuki K Poulose
2018-01-02 11:25   ` Suzuki K Poulose
2018-01-02 11:25   ` Suzuki K Poulose
2018-01-02 11:25 ` [PATCH v11 8/8] perf: ARM DynamIQ Shared Unit PMU support Suzuki K Poulose
2018-01-02 11:25   ` Suzuki K Poulose
2018-02-22  2:32   ` Saravana Kannan
2018-02-22  2:32     ` Saravana Kannan
2018-02-22 11:33     ` Mark Rutland
2018-02-22 11:33       ` Mark Rutland
2018-02-22 20:38       ` Saravana Kannan
2018-02-22 20:38         ` Saravana Kannan
2018-02-23 11:35         ` Mark Rutland
2018-02-23 11:35           ` Mark Rutland
2018-02-23 21:46           ` Saravana Kannan
2018-02-23 21:46             ` Saravana Kannan
2018-02-24  0:53   ` Saravana Kannan
2018-02-24  0:53     ` Saravana Kannan
2018-02-25 14:36     ` Mark Rutland
2018-02-25 14:36       ` Mark Rutland
2018-02-28 22:17       ` Saravana Kannan
2018-02-28 22:17         ` Saravana Kannan
2018-03-01 11:49         ` Mark Rutland
2018-03-01 11:49           ` Mark Rutland
2018-03-01 20:35           ` Saravana Kannan
2018-03-01 20:35             ` Saravana Kannan
2018-03-02 10:42             ` Mark Rutland
2018-03-02 10:42               ` Mark Rutland
2018-03-02 19:19               ` Saravana Kannan
2018-03-02 19:19                 ` Saravana Kannan
2018-03-05 10:59                 ` Mark Rutland
2018-03-05 10:59                   ` Mark Rutland
2018-03-05 22:10                   ` Saravana Kannan
2018-03-05 22:10                     ` Saravana Kannan
2018-03-07 14:59                     ` Suzuki K Poulose
2018-03-07 14:59                       ` Suzuki K Poulose
2018-03-07 21:36                       ` Saravana Kannan [this message]
2018-03-07 21:36                         ` Saravana Kannan
2018-03-19  9:50                         ` Suzuki K Poulose
2018-03-19  9:50                           ` Suzuki K Poulose
2018-03-08 11:42                     ` Mark Rutland
2018-03-08 11:42                       ` Mark Rutland
2018-03-08 23:59   ` Saravana Kannan
2018-03-08 23:59     ` Saravana Kannan
2018-03-09 10:53     ` Suzuki K Poulose
2018-03-09 10:53       ` Suzuki K Poulose
2018-03-09 13:35       ` Mark Rutland
2018-03-09 13:35         ` Mark Rutland
2018-03-09 22:49         ` Saravana Kannan
2018-03-09 22:49           ` Saravana Kannan
2018-03-10 15:45           ` Mark Rutland
2018-03-10 15:45             ` Mark Rutland

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=5AA05B57.9010005@codeaurora.org \
    --to=skannan@codeaurora.org \
    --cc=Suzuki.Poulose@arm.com \
    --cc=frowand.list@gmail.com \
    --cc=jonathan.cameron@huawei.com \
    --cc=leo.yan@linaro.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=marc.zyngier@arm.com \
    --cc=mark.rutland@arm.com \
    --cc=mathieu.poirier@linaro.org \
    --cc=peterz@infradead.org \
    --cc=robh@kernel.org \
    --cc=sudeep.holla@arm.com \
    --cc=will.deacon@arm.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.