From: Lu Baolu <baolu.lu@linux.intel.com> To: Jacob Pan <jacob.jun.pan@linux.intel.com>, iommu@lists.linux-foundation.org, LKML <linux-kernel@vger.kernel.org>, Joerg Roedel <joro@8bytes.org>, David Woodhouse <dwmw2@infradead.org>, Greg Kroah-Hartman <gregkh@linuxfoundation.org>, Alex Williamson <alex.williamson@redhat.com>, Jean-Philippe Brucker <jean-philippe.brucker@arm.com> Cc: Rafael Wysocki <rafael.j.wysocki@intel.com>, "Liu, Yi L" <yi.l.liu@intel.com>, "Tian, Kevin" <kevin.tian@intel.com>, Raj Ashok <ashok.raj@intel.com>, Jean Delvare <khali@linux-fr.org>, Christoph Hellwig <hch@infradead.org> Subject: Re: [PATCH v5 08/23] iommu/vt-d: support flushing more translation cache types Date: Mon, 14 May 2018 10:18:44 +0800 [thread overview] Message-ID: <5AF8F204.2010800@linux.intel.com> (raw) In-Reply-To: <1526072055-86990-9-git-send-email-jacob.jun.pan@linux.intel.com> Hi, On 05/12/2018 04:54 AM, Jacob Pan wrote: > When Shared Virtual Memory is exposed to a guest via vIOMMU, extended > IOTLB invalidation may be passed down from outside IOMMU subsystems. > This patch adds invalidation functions that can be used for additional > translation cache types. > > Signed-off-by: Jacob Pan <jacob.jun.pan@linux.intel.com> > --- > drivers/iommu/dmar.c | 44 ++++++++++++++++++++++++++++++++++++++++++++ > include/linux/intel-iommu.h | 21 +++++++++++++++++++-- > 2 files changed, 63 insertions(+), 2 deletions(-) > > diff --git a/drivers/iommu/dmar.c b/drivers/iommu/dmar.c > index 7852678..0b5b052 100644 > --- a/drivers/iommu/dmar.c > +++ b/drivers/iommu/dmar.c > @@ -1339,6 +1339,18 @@ void qi_flush_iotlb(struct intel_iommu *iommu, u16 did, u64 addr, > qi_submit_sync(&desc, iommu); > } > > +void qi_flush_eiotlb(struct intel_iommu *iommu, u16 did, u64 addr, u32 pasid, > + unsigned int size_order, u64 granu, bool global) Alignment should match open parenthesis. > +{ > + struct qi_desc desc; > + > + desc.low = QI_EIOTLB_PASID(pasid) | QI_EIOTLB_DID(did) | > + QI_EIOTLB_GRAN(granu) | QI_EIOTLB_TYPE; > + desc.high = QI_EIOTLB_ADDR(addr) | QI_EIOTLB_GL(global) | > + QI_EIOTLB_IH(0) | QI_EIOTLB_AM(size_order); > + qi_submit_sync(&desc, iommu); > +} > + > void qi_flush_dev_iotlb(struct intel_iommu *iommu, u16 sid, u16 pfsid, > u16 qdep, u64 addr, unsigned mask) > { > @@ -1360,6 +1372,38 @@ void qi_flush_dev_iotlb(struct intel_iommu *iommu, u16 sid, u16 pfsid, > qi_submit_sync(&desc, iommu); > } > > +void qi_flush_dev_eiotlb(struct intel_iommu *iommu, u16 sid, > + u32 pasid, u16 qdep, u64 addr, unsigned size, u64 granu) Ditto. > +{ > + struct qi_desc desc; > + > + desc.low = QI_DEV_EIOTLB_PASID(pasid) | QI_DEV_EIOTLB_SID(sid) | > + QI_DEV_EIOTLB_QDEP(qdep) | QI_DEIOTLB_TYPE; Have you forgotten PFSID, or I missed anything here? > + desc.high |= QI_DEV_EIOTLB_GLOB(granu); > + > + /* If S bit is 0, we only flush a single page. If S bit is set, > + * The least significant zero bit indicates the size. VT-d spec > + * 6.5.2.6 > + */ > + if (!size) > + desc.high = QI_DEV_EIOTLB_ADDR(addr) & ~QI_DEV_EIOTLB_SIZE; > + else { > + unsigned long mask = 1UL << (VTD_PAGE_SHIFT + size); > + > + desc.high = QI_DEV_EIOTLB_ADDR(addr & ~mask) | QI_DEV_EIOTLB_SIZE; > + } > + qi_submit_sync(&desc, iommu); > +} > + > +void qi_flush_pasid(struct intel_iommu *iommu, u16 did, u64 granu, int pasid) > +{ > + struct qi_desc desc; > + > + desc.high = 0; > + desc.low = QI_PC_TYPE | QI_PC_DID(did) | QI_PC_GRAN(granu) | QI_PC_PASID(pasid); > + > + qi_submit_sync(&desc, iommu); > +} > /* > * Disable Queued Invalidation interface. > */ > diff --git a/include/linux/intel-iommu.h b/include/linux/intel-iommu.h > index 678a0f4..5ac0c28 100644 > --- a/include/linux/intel-iommu.h > +++ b/include/linux/intel-iommu.h > @@ -262,6 +262,10 @@ enum { > #define QI_PGRP_RESP_TYPE 0x9 > #define QI_PSTRM_RESP_TYPE 0xa > > +#define QI_DID(did) (((u64)did & 0xffff) << 16) > +#define QI_DID_MASK GENMASK(31, 16) > +#define QI_TYPE_MASK GENMASK(3, 0) > + > #define QI_IEC_SELECTIVE (((u64)1) << 4) > #define QI_IEC_IIDEX(idx) (((u64)(idx & 0xffff) << 32)) > #define QI_IEC_IM(m) (((u64)(m & 0x1f) << 27)) > @@ -293,8 +297,9 @@ enum { > #define QI_PC_DID(did) (((u64)did) << 16) > #define QI_PC_GRAN(gran) (((u64)gran) << 4) > > -#define QI_PC_ALL_PASIDS (QI_PC_TYPE | QI_PC_GRAN(0)) > -#define QI_PC_PASID_SEL (QI_PC_TYPE | QI_PC_GRAN(1)) > +/* PASID cache invalidation granu */ > +#define QI_PC_ALL_PASIDS 0 > +#define QI_PC_PASID_SEL 1 > > #define QI_EIOTLB_ADDR(addr) ((u64)(addr) & VTD_PAGE_MASK) > #define QI_EIOTLB_GL(gl) (((u64)gl) << 7) > @@ -304,6 +309,10 @@ enum { > #define QI_EIOTLB_DID(did) (((u64)did) << 16) > #define QI_EIOTLB_GRAN(gran) (((u64)gran) << 4) > > +/* QI Dev-IOTLB inv granu */ > +#define QI_DEV_IOTLB_GRAN_ALL 1 > +#define QI_DEV_IOTLB_GRAN_PASID_SEL 0 > + > #define QI_DEV_EIOTLB_ADDR(a) ((u64)(a) & VTD_PAGE_MASK) > #define QI_DEV_EIOTLB_SIZE (((u64)1) << 11) > #define QI_DEV_EIOTLB_GLOB(g) ((u64)g) > @@ -332,6 +341,7 @@ enum { > #define QI_RESP_INVALID 0x1 > #define QI_RESP_FAILURE 0xf > > +/* QI EIOTLB inv granu */ > #define QI_GRAN_ALL_ALL 0 > #define QI_GRAN_NONG_ALL 1 > #define QI_GRAN_NONG_PASID 2 > @@ -504,8 +514,15 @@ extern void qi_flush_context(struct intel_iommu *iommu, u16 did, u16 sid, > u8 fm, u64 type); > extern void qi_flush_iotlb(struct intel_iommu *iommu, u16 did, u64 addr, > unsigned int size_order, u64 type); > +extern void qi_flush_eiotlb(struct intel_iommu *iommu, u16 did, u64 addr, > + u32 pasid, unsigned int size_order, u64 type, bool global); > extern void qi_flush_dev_iotlb(struct intel_iommu *iommu, u16 sid, u16 pfsid, > u16 qdep, u64 addr, unsigned mask); > + > +extern void qi_flush_dev_eiotlb(struct intel_iommu *iommu, u16 sid, > + u32 pasid, u16 qdep, u64 addr, unsigned size, u64 granu); > +extern void qi_flush_pasid(struct intel_iommu *iommu, u16 did, u64 granu, int pasid); > + > extern int qi_submit_sync(struct qi_desc *desc, struct intel_iommu *iommu); > > extern int dmar_ir_support(void); Best regards, Lu Baolu
WARNING: multiple messages have this Message-ID (diff)
From: Lu Baolu <baolu.lu-VuQAYsv1563Yd54FQh9/CA@public.gmane.org> To: Jacob Pan <jacob.jun.pan-VuQAYsv1563Yd54FQh9/CA@public.gmane.org>, iommu-cunTk1MwBs9QetFLy7KEm3xJsTq8ys+cHZ5vskTnxNA@public.gmane.org, LKML <linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>, Joerg Roedel <joro-zLv9SwRftAIdnm+yROfE0A@public.gmane.org>, David Woodhouse <dwmw2-wEGCiKHe2LqWVfeAwA7xHQ@public.gmane.org>, Greg Kroah-Hartman <gregkh-hQyY1W1yCW8ekmWlsbkhG0B+6BGkLq7r@public.gmane.org>, Alex Williamson <alex.williamson-H+wXaHxf7aLQT0dZR+AlfA@public.gmane.org>, Jean-Philippe Brucker <jean-philippe.brucker-5wv7dgnIgG8@public.gmane.org> Cc: Raj Ashok <ashok.raj-ral2JQCrhuEAvxtiuMwx3w@public.gmane.org>, Rafael Wysocki <rafael.j.wysocki-ral2JQCrhuEAvxtiuMwx3w@public.gmane.org>, Jean Delvare <khali-PUYAD+kWke1g9hUCZPvPmw@public.gmane.org> Subject: Re: [PATCH v5 08/23] iommu/vt-d: support flushing more translation cache types Date: Mon, 14 May 2018 10:18:44 +0800 [thread overview] Message-ID: <5AF8F204.2010800@linux.intel.com> (raw) In-Reply-To: <1526072055-86990-9-git-send-email-jacob.jun.pan-VuQAYsv1563Yd54FQh9/CA@public.gmane.org> Hi, On 05/12/2018 04:54 AM, Jacob Pan wrote: > When Shared Virtual Memory is exposed to a guest via vIOMMU, extended > IOTLB invalidation may be passed down from outside IOMMU subsystems. > This patch adds invalidation functions that can be used for additional > translation cache types. > > Signed-off-by: Jacob Pan <jacob.jun.pan-VuQAYsv1563Yd54FQh9/CA@public.gmane.org> > --- > drivers/iommu/dmar.c | 44 ++++++++++++++++++++++++++++++++++++++++++++ > include/linux/intel-iommu.h | 21 +++++++++++++++++++-- > 2 files changed, 63 insertions(+), 2 deletions(-) > > diff --git a/drivers/iommu/dmar.c b/drivers/iommu/dmar.c > index 7852678..0b5b052 100644 > --- a/drivers/iommu/dmar.c > +++ b/drivers/iommu/dmar.c > @@ -1339,6 +1339,18 @@ void qi_flush_iotlb(struct intel_iommu *iommu, u16 did, u64 addr, > qi_submit_sync(&desc, iommu); > } > > +void qi_flush_eiotlb(struct intel_iommu *iommu, u16 did, u64 addr, u32 pasid, > + unsigned int size_order, u64 granu, bool global) Alignment should match open parenthesis. > +{ > + struct qi_desc desc; > + > + desc.low = QI_EIOTLB_PASID(pasid) | QI_EIOTLB_DID(did) | > + QI_EIOTLB_GRAN(granu) | QI_EIOTLB_TYPE; > + desc.high = QI_EIOTLB_ADDR(addr) | QI_EIOTLB_GL(global) | > + QI_EIOTLB_IH(0) | QI_EIOTLB_AM(size_order); > + qi_submit_sync(&desc, iommu); > +} > + > void qi_flush_dev_iotlb(struct intel_iommu *iommu, u16 sid, u16 pfsid, > u16 qdep, u64 addr, unsigned mask) > { > @@ -1360,6 +1372,38 @@ void qi_flush_dev_iotlb(struct intel_iommu *iommu, u16 sid, u16 pfsid, > qi_submit_sync(&desc, iommu); > } > > +void qi_flush_dev_eiotlb(struct intel_iommu *iommu, u16 sid, > + u32 pasid, u16 qdep, u64 addr, unsigned size, u64 granu) Ditto. > +{ > + struct qi_desc desc; > + > + desc.low = QI_DEV_EIOTLB_PASID(pasid) | QI_DEV_EIOTLB_SID(sid) | > + QI_DEV_EIOTLB_QDEP(qdep) | QI_DEIOTLB_TYPE; Have you forgotten PFSID, or I missed anything here? > + desc.high |= QI_DEV_EIOTLB_GLOB(granu); > + > + /* If S bit is 0, we only flush a single page. If S bit is set, > + * The least significant zero bit indicates the size. VT-d spec > + * 6.5.2.6 > + */ > + if (!size) > + desc.high = QI_DEV_EIOTLB_ADDR(addr) & ~QI_DEV_EIOTLB_SIZE; > + else { > + unsigned long mask = 1UL << (VTD_PAGE_SHIFT + size); > + > + desc.high = QI_DEV_EIOTLB_ADDR(addr & ~mask) | QI_DEV_EIOTLB_SIZE; > + } > + qi_submit_sync(&desc, iommu); > +} > + > +void qi_flush_pasid(struct intel_iommu *iommu, u16 did, u64 granu, int pasid) > +{ > + struct qi_desc desc; > + > + desc.high = 0; > + desc.low = QI_PC_TYPE | QI_PC_DID(did) | QI_PC_GRAN(granu) | QI_PC_PASID(pasid); > + > + qi_submit_sync(&desc, iommu); > +} > /* > * Disable Queued Invalidation interface. > */ > diff --git a/include/linux/intel-iommu.h b/include/linux/intel-iommu.h > index 678a0f4..5ac0c28 100644 > --- a/include/linux/intel-iommu.h > +++ b/include/linux/intel-iommu.h > @@ -262,6 +262,10 @@ enum { > #define QI_PGRP_RESP_TYPE 0x9 > #define QI_PSTRM_RESP_TYPE 0xa > > +#define QI_DID(did) (((u64)did & 0xffff) << 16) > +#define QI_DID_MASK GENMASK(31, 16) > +#define QI_TYPE_MASK GENMASK(3, 0) > + > #define QI_IEC_SELECTIVE (((u64)1) << 4) > #define QI_IEC_IIDEX(idx) (((u64)(idx & 0xffff) << 32)) > #define QI_IEC_IM(m) (((u64)(m & 0x1f) << 27)) > @@ -293,8 +297,9 @@ enum { > #define QI_PC_DID(did) (((u64)did) << 16) > #define QI_PC_GRAN(gran) (((u64)gran) << 4) > > -#define QI_PC_ALL_PASIDS (QI_PC_TYPE | QI_PC_GRAN(0)) > -#define QI_PC_PASID_SEL (QI_PC_TYPE | QI_PC_GRAN(1)) > +/* PASID cache invalidation granu */ > +#define QI_PC_ALL_PASIDS 0 > +#define QI_PC_PASID_SEL 1 > > #define QI_EIOTLB_ADDR(addr) ((u64)(addr) & VTD_PAGE_MASK) > #define QI_EIOTLB_GL(gl) (((u64)gl) << 7) > @@ -304,6 +309,10 @@ enum { > #define QI_EIOTLB_DID(did) (((u64)did) << 16) > #define QI_EIOTLB_GRAN(gran) (((u64)gran) << 4) > > +/* QI Dev-IOTLB inv granu */ > +#define QI_DEV_IOTLB_GRAN_ALL 1 > +#define QI_DEV_IOTLB_GRAN_PASID_SEL 0 > + > #define QI_DEV_EIOTLB_ADDR(a) ((u64)(a) & VTD_PAGE_MASK) > #define QI_DEV_EIOTLB_SIZE (((u64)1) << 11) > #define QI_DEV_EIOTLB_GLOB(g) ((u64)g) > @@ -332,6 +341,7 @@ enum { > #define QI_RESP_INVALID 0x1 > #define QI_RESP_FAILURE 0xf > > +/* QI EIOTLB inv granu */ > #define QI_GRAN_ALL_ALL 0 > #define QI_GRAN_NONG_ALL 1 > #define QI_GRAN_NONG_PASID 2 > @@ -504,8 +514,15 @@ extern void qi_flush_context(struct intel_iommu *iommu, u16 did, u16 sid, > u8 fm, u64 type); > extern void qi_flush_iotlb(struct intel_iommu *iommu, u16 did, u64 addr, > unsigned int size_order, u64 type); > +extern void qi_flush_eiotlb(struct intel_iommu *iommu, u16 did, u64 addr, > + u32 pasid, unsigned int size_order, u64 type, bool global); > extern void qi_flush_dev_iotlb(struct intel_iommu *iommu, u16 sid, u16 pfsid, > u16 qdep, u64 addr, unsigned mask); > + > +extern void qi_flush_dev_eiotlb(struct intel_iommu *iommu, u16 sid, > + u32 pasid, u16 qdep, u64 addr, unsigned size, u64 granu); > +extern void qi_flush_pasid(struct intel_iommu *iommu, u16 did, u64 granu, int pasid); > + > extern int qi_submit_sync(struct qi_desc *desc, struct intel_iommu *iommu); > > extern int dmar_ir_support(void); Best regards, Lu Baolu
next prev parent reply other threads:[~2018-05-14 2:18 UTC|newest] Thread overview: 128+ messages / expand[flat|nested] mbox.gz Atom feed top 2018-05-11 20:53 [PATCH v5 00/23] IOMMU and VT-d driver support for Shared Virtual Address (SVA) Jacob Pan 2018-05-11 20:53 ` Jacob Pan 2018-05-11 20:53 ` [PATCH v5 01/23] iommu: introduce bind_pasid_table API function Jacob Pan 2018-05-11 20:53 ` Jacob Pan 2018-08-23 16:34 ` Auger Eric 2018-08-24 12:47 ` Liu, Yi L 2018-08-24 12:47 ` Liu, Yi L 2018-08-24 13:20 ` Auger Eric 2018-08-28 17:04 ` Jacob Pan 2018-08-24 15:00 ` Auger Eric 2018-08-28 5:14 ` Jacob Pan 2018-08-28 8:34 ` Auger Eric 2018-08-28 8:34 ` Auger Eric 2018-08-28 16:36 ` Jacob Pan 2018-05-11 20:53 ` [PATCH v5 02/23] iommu/vt-d: move device_domain_info to header Jacob Pan 2018-05-11 20:53 ` Jacob Pan 2018-05-11 20:53 ` [PATCH v5 03/23] iommu/vt-d: add a flag for pasid table bound status Jacob Pan 2018-05-11 20:53 ` Jacob Pan 2018-05-13 7:33 ` Lu Baolu 2018-05-13 7:33 ` Lu Baolu 2018-05-14 18:51 ` Jacob Pan 2018-05-14 18:51 ` Jacob Pan 2018-05-13 8:01 ` Lu Baolu 2018-05-13 8:01 ` Lu Baolu 2018-05-14 18:52 ` Jacob Pan 2018-05-14 18:52 ` Jacob Pan 2018-05-11 20:53 ` [PATCH v5 04/23] iommu/vt-d: add bind_pasid_table function Jacob Pan 2018-05-11 20:53 ` Jacob Pan 2018-05-13 9:29 ` Lu Baolu 2018-05-13 9:29 ` Lu Baolu 2018-05-14 20:22 ` Jacob Pan 2018-05-14 20:22 ` Jacob Pan 2018-05-11 20:53 ` [PATCH v5 05/23] iommu: introduce iommu invalidate API function Jacob Pan 2018-05-11 20:53 ` Jacob Pan 2018-05-11 20:53 ` [PATCH v5 06/23] iommu/vt-d: add definitions for PFSID Jacob Pan 2018-05-11 20:53 ` Jacob Pan 2018-05-14 1:36 ` Lu Baolu 2018-05-14 1:36 ` Lu Baolu 2018-05-14 20:30 ` Jacob Pan 2018-05-14 20:30 ` Jacob Pan 2018-05-11 20:53 ` [PATCH v5 07/23] iommu/vt-d: fix dev iotlb pfsid use Jacob Pan 2018-05-14 1:52 ` Lu Baolu 2018-05-14 1:52 ` Lu Baolu 2018-05-14 20:38 ` Jacob Pan 2018-05-14 20:38 ` Jacob Pan 2018-05-11 20:54 ` [PATCH v5 08/23] iommu/vt-d: support flushing more translation cache types Jacob Pan 2018-05-11 20:54 ` Jacob Pan 2018-05-14 2:18 ` Lu Baolu [this message] 2018-05-14 2:18 ` Lu Baolu 2018-05-14 20:46 ` Jacob Pan 2018-05-14 20:46 ` Jacob Pan 2018-05-17 8:44 ` kbuild test robot 2018-05-17 8:44 ` kbuild test robot 2018-05-11 20:54 ` [PATCH v5 09/23] iommu/vt-d: add svm/sva invalidate function Jacob Pan 2018-05-11 20:54 ` Jacob Pan 2018-05-14 3:35 ` Lu Baolu 2018-05-14 3:35 ` Lu Baolu 2018-05-14 20:49 ` Jacob Pan 2018-05-11 20:54 ` [PATCH v5 10/23] iommu: introduce device fault data Jacob Pan 2018-05-11 20:54 ` Jacob Pan 2018-09-21 10:07 ` Auger Eric 2018-09-21 17:05 ` Jacob Pan 2018-09-26 10:20 ` Auger Eric 2018-05-11 20:54 ` [PATCH v5 11/23] driver core: add per device iommu param Jacob Pan 2018-05-11 20:54 ` Jacob Pan 2018-05-14 5:27 ` Lu Baolu 2018-05-14 5:27 ` Lu Baolu 2018-05-14 20:52 ` Jacob Pan 2018-05-14 20:52 ` Jacob Pan 2018-05-11 20:54 ` [PATCH v5 12/23] iommu: add a timeout parameter for prq response Jacob Pan 2018-05-11 20:54 ` Jacob Pan 2018-05-11 20:54 ` [PATCH v5 13/23] iommu: introduce device fault report API Jacob Pan 2018-05-14 6:01 ` Lu Baolu 2018-05-14 6:01 ` Lu Baolu 2018-05-14 20:55 ` Jacob Pan 2018-05-14 20:55 ` Jacob Pan 2018-05-15 6:52 ` Lu Baolu 2018-05-15 6:52 ` Lu Baolu 2018-05-17 11:41 ` Liu, Yi L 2018-05-17 11:41 ` Liu, Yi L 2018-05-17 15:59 ` Jacob Pan 2018-05-17 15:59 ` Jacob Pan 2018-05-17 23:22 ` Liu, Yi L 2018-05-21 23:03 ` Jacob Pan 2018-09-06 9:25 ` Auger Eric 2018-09-06 12:42 ` Jean-Philippe Brucker 2018-09-06 13:14 ` Auger Eric 2018-09-06 17:06 ` Jean-Philippe Brucker 2018-09-06 17:06 ` Jean-Philippe Brucker 2018-09-07 7:11 ` Auger Eric 2018-09-07 11:23 ` Jean-Philippe Brucker 2018-09-07 11:23 ` Jean-Philippe Brucker 2018-09-14 13:24 ` Auger Eric 2018-09-17 16:57 ` Jacob Pan 2018-09-25 14:58 ` Jean-Philippe Brucker 2018-09-25 14:58 ` Jean-Philippe Brucker 2018-09-25 22:17 ` Jacob Pan 2018-09-26 10:14 ` Jean-Philippe Brucker 2018-05-11 20:54 ` [PATCH v5 14/23] iommu: introduce page response function Jacob Pan 2018-05-14 6:39 ` Lu Baolu 2018-05-14 6:39 ` Lu Baolu 2018-05-29 16:13 ` Jacob Pan 2018-05-29 16:13 ` Jacob Pan 2018-09-10 14:52 ` Auger Eric 2018-09-10 17:50 ` Jacob Pan 2018-09-10 19:06 ` Auger Eric 2018-09-10 19:06 ` Auger Eric 2018-05-11 20:54 ` [PATCH v5 15/23] iommu: handle page response timeout Jacob Pan 2018-05-14 7:43 ` Lu Baolu 2018-05-14 7:43 ` Lu Baolu 2018-05-29 16:20 ` Jacob Pan 2018-05-30 7:46 ` Lu Baolu 2018-05-11 20:54 ` [PATCH v5 16/23] iommu/config: add build dependency for dmar Jacob Pan 2018-05-11 20:54 ` Jacob Pan 2018-05-11 20:54 ` [PATCH v5 17/23] iommu/vt-d: report non-recoverable faults to device Jacob Pan 2018-05-11 20:54 ` Jacob Pan 2018-05-14 8:17 ` Lu Baolu 2018-05-14 8:17 ` Lu Baolu 2018-05-29 17:33 ` Jacob Pan 2018-05-29 17:33 ` Jacob Pan 2018-05-11 20:54 ` [PATCH v5 18/23] iommu/intel-svm: report device page request Jacob Pan 2018-05-11 20:54 ` [PATCH v5 19/23] iommu/intel-svm: replace dev ops with fault report API Jacob Pan 2018-05-11 20:54 ` [PATCH v5 20/23] iommu/intel-svm: do not flush iotlb for viommu Jacob Pan 2018-05-11 20:54 ` [PATCH v5 21/23] iommu/vt-d: add intel iommu page response function Jacob Pan 2018-05-11 20:54 ` [PATCH v5 22/23] trace/iommu: add sva trace events Jacob Pan 2018-05-11 20:54 ` [PATCH v5 23/23] iommu: use sva invalidate and device fault trace event Jacob Pan 2018-05-29 15:54 ` [PATCH v5 00/23] IOMMU and VT-d driver support for Shared Virtual Address (SVA) Jacob Pan 2018-05-29 15:54 ` Jacob Pan
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=5AF8F204.2010800@linux.intel.com \ --to=baolu.lu@linux.intel.com \ --cc=alex.williamson@redhat.com \ --cc=ashok.raj@intel.com \ --cc=dwmw2@infradead.org \ --cc=gregkh@linuxfoundation.org \ --cc=hch@infradead.org \ --cc=iommu@lists.linux-foundation.org \ --cc=jacob.jun.pan@linux.intel.com \ --cc=jean-philippe.brucker@arm.com \ --cc=joro@8bytes.org \ --cc=kevin.tian@intel.com \ --cc=khali@linux-fr.org \ --cc=linux-kernel@vger.kernel.org \ --cc=rafael.j.wysocki@intel.com \ --cc=yi.l.liu@intel.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.