All of lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH] arm64: defconfig: Enable UACCE/PCI PASID/SEC2/HPRE configs
@ 2020-05-09  2:05 Zhou Wang
  2020-05-15  7:13 ` Wei Xu
  0 siblings, 1 reply; 2+ messages in thread
From: Zhou Wang @ 2020-05-09  2:05 UTC (permalink / raw)
  To: xuwei5, Catalin Marinas, Will Deacon
  Cc: Zhou Wang, linuxarm, linux-arm-kernel

Enable configs for UACCE, PCI PASID, HiSilicon SEC2 and HPRE drivers.

Signed-off-by: Zhou Wang <wangzhou1@hisilicon.com>
---
 arch/arm64/configs/defconfig | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig
index 24e534d..b6edf59 100644
--- a/arch/arm64/configs/defconfig
+++ b/arch/arm64/configs/defconfig
@@ -188,6 +188,7 @@ CONFIG_NET_9P_VIRTIO=y
 CONFIG_PCI=y
 CONFIG_PCIEPORTBUS=y
 CONFIG_PCI_IOV=y
+CONFIG_PCI_PASID=y
 CONFIG_HOTPLUG_PCI=y
 CONFIG_HOTPLUG_PCI_ACPI=y
 CONFIG_PCI_AARDVARK=y
@@ -241,6 +242,7 @@ CONFIG_BLK_DEV_NVME=m
 CONFIG_SRAM=y
 CONFIG_EEPROM_AT24=m
 CONFIG_EEPROM_AT25=m
+CONFIG_UACCE=m
 # CONFIG_SCSI_PROC_FS is not set
 CONFIG_BLK_DEV_SD=y
 CONFIG_SCSI_SAS_ATA=y
@@ -968,6 +970,8 @@ CONFIG_CRYPTO_DEV_FSL_CAAM=m
 CONFIG_CRYPTO_DEV_FSL_DPAA2_CAAM=m
 CONFIG_CRYPTO_DEV_QCOM_RNG=m
 CONFIG_CRYPTO_DEV_CCREE=m
+CONFIG_CRYPTO_DEV_HISI_SEC2=m
+CONFIG_CRYPTO_DEV_HISI_HPRE=m
 CONFIG_CRYPTO_DEV_HISI_ZIP=m
 CONFIG_CMA_SIZE_MBYTES=32
 CONFIG_PRINTK_TIME=y
-- 
2.8.1


_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

^ permalink raw reply related	[flat|nested] 2+ messages in thread

* Re: [PATCH] arm64: defconfig: Enable UACCE/PCI PASID/SEC2/HPRE configs
  2020-05-09  2:05 [PATCH] arm64: defconfig: Enable UACCE/PCI PASID/SEC2/HPRE configs Zhou Wang
@ 2020-05-15  7:13 ` Wei Xu
  0 siblings, 0 replies; 2+ messages in thread
From: Wei Xu @ 2020-05-15  7:13 UTC (permalink / raw)
  To: Zhou Wang, xuwei5, Catalin Marinas, Will Deacon
  Cc: linuxarm, linux-arm-kernel

Hi Zhou,

On 2020/5/9 10:05, Zhou Wang wrote:
> Enable configs for UACCE, PCI PASID, HiSilicon SEC2 and HPRE drivers.
> 
> Signed-off-by: Zhou Wang <wangzhou1@hisilicon.com>
> ---
>  arch/arm64/configs/defconfig | 4 ++++
>  1 file changed, 4 insertions(+)
> 
> diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig
> index 24e534d..b6edf59 100644
> --- a/arch/arm64/configs/defconfig
> +++ b/arch/arm64/configs/defconfig
> @@ -188,6 +188,7 @@ CONFIG_NET_9P_VIRTIO=y
>  CONFIG_PCI=y
>  CONFIG_PCIEPORTBUS=y
>  CONFIG_PCI_IOV=y
> +CONFIG_PCI_PASID=y
>  CONFIG_HOTPLUG_PCI=y
>  CONFIG_HOTPLUG_PCI_ACPI=y
>  CONFIG_PCI_AARDVARK=y
> @@ -241,6 +242,7 @@ CONFIG_BLK_DEV_NVME=m
>  CONFIG_SRAM=y
>  CONFIG_EEPROM_AT24=m
>  CONFIG_EEPROM_AT25=m
> +CONFIG_UACCE=m
>  # CONFIG_SCSI_PROC_FS is not set
>  CONFIG_BLK_DEV_SD=y
>  CONFIG_SCSI_SAS_ATA=y
> @@ -968,6 +970,8 @@ CONFIG_CRYPTO_DEV_FSL_CAAM=m
>  CONFIG_CRYPTO_DEV_FSL_DPAA2_CAAM=m
>  CONFIG_CRYPTO_DEV_QCOM_RNG=m
>  CONFIG_CRYPTO_DEV_CCREE=m
> +CONFIG_CRYPTO_DEV_HISI_SEC2=m
> +CONFIG_CRYPTO_DEV_HISI_HPRE=m
>  CONFIG_CRYPTO_DEV_HISI_ZIP=m
>  CONFIG_CMA_SIZE_MBYTES=32
>  CONFIG_PRINTK_TIME=y
> 

Thanks!
Applied to the hisilicon arm64 defconfig tree by swapping the order
between CONFIG_CRYPTO_DEV_HISI_HPRE and CONFIG_CRYPTO_DEV_HISI_ZIP
according the menuconfig.

Best Regards,
Wei

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

^ permalink raw reply	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2020-05-15  7:14 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-05-09  2:05 [PATCH] arm64: defconfig: Enable UACCE/PCI PASID/SEC2/HPRE configs Zhou Wang
2020-05-15  7:13 ` Wei Xu

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.