All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Philippe Mathieu-Daudé" <philmd@redhat.com>
To: Peter Maydell <peter.maydell@linaro.org>,
	Richard Henderson <richard.henderson@linaro.org>
Cc: "QEMU Developers" <qemu-devel@nongnu.org>,
	"Alex Bennée" <alex.bennee@linaro.org>,
	kvm-devel <kvm@vger.kernel.org>, "Thomas Huth" <thuth@redhat.com>,
	qemu-arm <qemu-arm@nongnu.org>, "Fam Zheng" <fam@euphon.net>,
	"Paolo Bonzini" <pbonzini@redhat.com>
Subject: Re: [PATCH v3 03/19] target/arm: Restrict DC-CVAP instruction to TCG accel
Date: Fri, 17 Apr 2020 15:49:37 +0200	[thread overview]
Message-ID: <5d9606c9-f812-f629-e03f-d72ddbce05ee@redhat.com> (raw)
In-Reply-To: <CAFEAcA8K-njh=TyjS_4deD4wTjhqnc=t6SQB1DbKgWWS5rixSQ@mail.gmail.com>

On 3/16/20 9:11 PM, Peter Maydell wrote:
> On Mon, 16 Mar 2020 at 19:36, Richard Henderson
> <richard.henderson@linaro.org> wrote:
>> I'm not 100% sure how the system regs function under kvm.
>>
>> If they are not used at all, then we should avoid them all en masse an not
>> piecemeal like this.
>>
>> If they are used for something, then we should keep them registered and change
>> the writefn like so:
>>
>> #ifdef CONFIG_TCG
>>      /* existing stuff */
>> #else
>>      /* Handled by hardware accelerator. */
>>      g_assert_not_reached();
>> #endif

I ended with that patch because dccvap_writefn() calls probe_read() 
which is an inlined call to probe_access(), which itself is only defined 
when using TCG. So with KVM either linking fails or I get:

target/arm/helper.c: In function ‘dccvap_writefn’:
target/arm/helper.c:6898:13: error: implicit declaration of function 
‘probe_read’;
      haddr = probe_read(env, vaddr, dline_size, mem_idx, GETPC());
              ^~~~~~~~~~

I'll use your suggestion which works for me:

-- >8 --
--- a/include/exec/exec-all.h
+++ b/include/exec/exec-all.h
@@ -330,8 +330,20 @@ static inline void 
tlb_flush_by_mmuidx_all_cpus_synced(CPUState *cpu,
  {
  }
  #endif
+
+#ifdef CONFIG_TCG
  void *probe_access(CPUArchState *env, target_ulong addr, int size,
                     MMUAccessType access_type, int mmu_idx, uintptr_t 
retaddr);
+#else
+static inline void *probe_access(CPUArchState *env,
+                                 target_ulong addr, int size,
+                                 MMUAccessType access_type,
+                                 int mmu_idx, uintptr_t retaddr)
+{
+     /* Handled by hardware accelerator. */
+     g_assert_not_reached();
+}
+#endif /* CONFIG_TCG */

  static inline void *probe_write(CPUArchState *env, target_ulong addr, 
int size,
                                  int mmu_idx, uintptr_t retaddr)
---

> 
> (1) for those registers where we need to know the value within
> QEMU code (notably anything involved in VA-to-PA translation,
> as this is used by gdbstub accesses, etc, but sometimes we
> want other register values too): the sysreg struct is
> what lets us map from the KVM register to the field in the
> CPU struct when we do a sync of data to/from the kernel.
> 
> (2) for other registers, the sync lets us make the register
> visible as an r/o register in the gdbstub. (this is not
> very important, but it's nice)
> 
> (3) Either way, the sync works via the raw_read/raw_write
> accessors (this is a big part of what they're for), which are
> supposed to just stuff the data into/out of the underlying
> CPU struct field. (But watch out because we fall back to
> using the non-raw read/writefn if there's no raw version
> provided for a particular register.) If a regdef is marked
> as NO_RAW then it means there is no raw access and we don't
> sync the value.
> 
> (4) I think that in KVM mode we won't deliberately do
> non-raw accesses, and a quick grep through of the places
> that do 'readfn' accesses supports that.
> 
> thanks
> -- PMM
> 


WARNING: multiple messages have this Message-ID (diff)
From: "Philippe Mathieu-Daudé" <philmd@redhat.com>
To: Peter Maydell <peter.maydell@linaro.org>,
	Richard Henderson <richard.henderson@linaro.org>
Cc: "Fam Zheng" <fam@euphon.net>, "Thomas Huth" <thuth@redhat.com>,
	kvm-devel <kvm@vger.kernel.org>,
	"QEMU Developers" <qemu-devel@nongnu.org>,
	qemu-arm <qemu-arm@nongnu.org>,
	"Paolo Bonzini" <pbonzini@redhat.com>,
	"Alex Bennée" <alex.bennee@linaro.org>
Subject: Re: [PATCH v3 03/19] target/arm: Restrict DC-CVAP instruction to TCG accel
Date: Fri, 17 Apr 2020 15:49:37 +0200	[thread overview]
Message-ID: <5d9606c9-f812-f629-e03f-d72ddbce05ee@redhat.com> (raw)
In-Reply-To: <CAFEAcA8K-njh=TyjS_4deD4wTjhqnc=t6SQB1DbKgWWS5rixSQ@mail.gmail.com>

On 3/16/20 9:11 PM, Peter Maydell wrote:
> On Mon, 16 Mar 2020 at 19:36, Richard Henderson
> <richard.henderson@linaro.org> wrote:
>> I'm not 100% sure how the system regs function under kvm.
>>
>> If they are not used at all, then we should avoid them all en masse an not
>> piecemeal like this.
>>
>> If they are used for something, then we should keep them registered and change
>> the writefn like so:
>>
>> #ifdef CONFIG_TCG
>>      /* existing stuff */
>> #else
>>      /* Handled by hardware accelerator. */
>>      g_assert_not_reached();
>> #endif

I ended with that patch because dccvap_writefn() calls probe_read() 
which is an inlined call to probe_access(), which itself is only defined 
when using TCG. So with KVM either linking fails or I get:

target/arm/helper.c: In function ‘dccvap_writefn’:
target/arm/helper.c:6898:13: error: implicit declaration of function 
‘probe_read’;
      haddr = probe_read(env, vaddr, dline_size, mem_idx, GETPC());
              ^~~~~~~~~~

I'll use your suggestion which works for me:

-- >8 --
--- a/include/exec/exec-all.h
+++ b/include/exec/exec-all.h
@@ -330,8 +330,20 @@ static inline void 
tlb_flush_by_mmuidx_all_cpus_synced(CPUState *cpu,
  {
  }
  #endif
+
+#ifdef CONFIG_TCG
  void *probe_access(CPUArchState *env, target_ulong addr, int size,
                     MMUAccessType access_type, int mmu_idx, uintptr_t 
retaddr);
+#else
+static inline void *probe_access(CPUArchState *env,
+                                 target_ulong addr, int size,
+                                 MMUAccessType access_type,
+                                 int mmu_idx, uintptr_t retaddr)
+{
+     /* Handled by hardware accelerator. */
+     g_assert_not_reached();
+}
+#endif /* CONFIG_TCG */

  static inline void *probe_write(CPUArchState *env, target_ulong addr, 
int size,
                                  int mmu_idx, uintptr_t retaddr)
---

> 
> (1) for those registers where we need to know the value within
> QEMU code (notably anything involved in VA-to-PA translation,
> as this is used by gdbstub accesses, etc, but sometimes we
> want other register values too): the sysreg struct is
> what lets us map from the KVM register to the field in the
> CPU struct when we do a sync of data to/from the kernel.
> 
> (2) for other registers, the sync lets us make the register
> visible as an r/o register in the gdbstub. (this is not
> very important, but it's nice)
> 
> (3) Either way, the sync works via the raw_read/raw_write
> accessors (this is a big part of what they're for), which are
> supposed to just stuff the data into/out of the underlying
> CPU struct field. (But watch out because we fall back to
> using the non-raw read/writefn if there's no raw version
> provided for a particular register.) If a regdef is marked
> as NO_RAW then it means there is no raw access and we don't
> sync the value.
> 
> (4) I think that in KVM mode we won't deliberately do
> non-raw accesses, and a quick grep through of the places
> that do 'readfn' accesses supports that.
> 
> thanks
> -- PMM
> 



  reply	other threads:[~2020-04-17 13:49 UTC|newest]

Thread overview: 122+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-03-16 16:06 [PATCH v3 00/19] Support disabling TCG on ARM (part 2) Philippe Mathieu-Daudé
2020-03-16 16:06 ` Philippe Mathieu-Daudé
2020-03-16 16:06 ` [PATCH v3 01/19] target/arm: Rename KVM set_feature() as kvm_set_feature() Philippe Mathieu-Daudé
2020-03-16 16:06   ` Philippe Mathieu-Daudé
2020-03-16 20:16   ` Richard Henderson
2020-03-16 20:16     ` Richard Henderson
2020-03-17  9:09     ` Philippe Mathieu-Daudé
2020-03-17  9:09       ` Philippe Mathieu-Daudé
2020-04-19 16:31       ` Philippe Mathieu-Daudé
2020-04-19 16:31         ` Philippe Mathieu-Daudé
2020-04-19 19:58         ` Peter Maydell
2020-04-19 19:58           ` Peter Maydell
2020-04-20 10:44           ` Philippe Mathieu-Daudé
2020-04-20 10:44             ` Philippe Mathieu-Daudé
2020-03-16 16:06 ` [PATCH v3 02/19] target/arm: Make set_feature() available for other files Philippe Mathieu-Daudé
2020-03-16 16:06   ` Philippe Mathieu-Daudé
2020-03-16 16:06 ` [PATCH v3 03/19] target/arm: Restrict DC-CVAP instruction to TCG accel Philippe Mathieu-Daudé
2020-03-16 16:06   ` Philippe Mathieu-Daudé
2020-03-16 19:36   ` Richard Henderson
2020-03-16 19:36     ` Richard Henderson
2020-03-16 20:11     ` Peter Maydell
2020-03-16 20:11       ` Peter Maydell
2020-04-17 13:49       ` Philippe Mathieu-Daudé [this message]
2020-04-17 13:49         ` Philippe Mathieu-Daudé
2020-04-17 13:54         ` Peter Maydell
2020-04-17 13:54           ` Peter Maydell
2020-04-17 14:19           ` Philippe Mathieu-Daudé
2020-04-17 14:19             ` Philippe Mathieu-Daudé
2020-04-17 14:24             ` Peter Maydell
2020-04-17 14:24               ` Peter Maydell
2020-03-16 16:06 ` [PATCH v3 04/19] target/arm: Restric the Address Translate operations " Philippe Mathieu-Daudé
2020-03-16 16:06   ` Philippe Mathieu-Daudé
2020-03-16 19:37   ` Richard Henderson
2020-03-16 19:37     ` Richard Henderson
2020-03-16 16:06 ` [PATCH v3 05/19] target/arm: Restrict Virtualization Host Extensions instructions to TCG Philippe Mathieu-Daudé
2020-03-16 16:06   ` Philippe Mathieu-Daudé
2020-03-16 20:17   ` Richard Henderson
2020-03-16 20:17     ` Richard Henderson
2020-04-20 10:49     ` Philippe Mathieu-Daudé
2020-04-20 10:49       ` Philippe Mathieu-Daudé
2020-03-16 16:06 ` [PATCH v3 06/19] target/arm: Move Makefile variable restricted to CONFIG_TCG Philippe Mathieu-Daudé
2020-03-16 16:06   ` Philippe Mathieu-Daudé
2020-03-16 16:06 ` [PATCH v3 07/19] target/arm: Make cpu_register() available for other files Philippe Mathieu-Daudé
2020-03-16 16:06   ` Philippe Mathieu-Daudé
2020-03-16 20:10   ` Richard Henderson
2020-03-16 20:10     ` Richard Henderson
2020-03-16 16:06 ` [PATCH v3 08/19] target/arm: Add semihosting stub to allow building without TCG Philippe Mathieu-Daudé
2020-03-16 16:06   ` Philippe Mathieu-Daudé
2020-03-16 19:46   ` Richard Henderson
2020-03-16 19:46     ` Richard Henderson
2020-03-16 16:06 ` [PATCH v3 09/19] target/arm: Move ARM_V7M Kconfig from hw/ to target/ Philippe Mathieu-Daudé
2020-03-16 16:06   ` Philippe Mathieu-Daudé
2020-03-16 20:09   ` Richard Henderson
2020-03-16 20:09     ` Richard Henderson
2020-03-16 16:06 ` [PATCH v3 10/19] target/arm: Restrict ARMv4 cpus to TCG accel Philippe Mathieu-Daudé
2020-03-16 16:06   ` Philippe Mathieu-Daudé
2020-03-16 19:50   ` Richard Henderson
2020-03-16 19:50     ` Richard Henderson
2020-03-16 19:51     ` Richard Henderson
2020-03-16 19:51       ` Richard Henderson
2020-04-23  8:36   ` Philippe Mathieu-Daudé
2020-04-23  8:36     ` Philippe Mathieu-Daudé
2020-03-16 16:06 ` [PATCH v3 11/19] target/arm: Restrict ARMv5 " Philippe Mathieu-Daudé
2020-03-16 16:06   ` Philippe Mathieu-Daudé
2020-03-16 19:52   ` Richard Henderson
2020-03-16 19:52     ` Richard Henderson
2020-03-16 16:06 ` [PATCH v3 12/19] target/arm: Restrict ARMv6 " Philippe Mathieu-Daudé
2020-03-16 16:06   ` Philippe Mathieu-Daudé
2020-03-16 19:54   ` Richard Henderson
2020-03-16 19:54     ` Richard Henderson
2020-03-16 16:06 ` [PATCH v3 13/19] target/arm: Restrict ARMv7 R-profile " Philippe Mathieu-Daudé
2020-03-16 16:06   ` Philippe Mathieu-Daudé
2020-03-16 19:55   ` Richard Henderson
2020-03-16 19:55     ` Richard Henderson
2020-03-16 16:06 ` [PATCH v3 14/19] target/arm: Restrict ARMv7 M-profile " Philippe Mathieu-Daudé
2020-03-16 16:06   ` Philippe Mathieu-Daudé
2020-03-16 19:57   ` Richard Henderson
2020-03-16 19:57     ` Richard Henderson
2020-03-16 16:06 ` [PATCH v3 15/19] target/arm: Make m_helper.c optional via CONFIG_ARM_V7M Philippe Mathieu-Daudé
2020-03-16 16:06   ` Philippe Mathieu-Daudé
2020-03-16 19:59   ` Richard Henderson
2020-03-16 19:59     ` Richard Henderson
2020-03-16 16:06 ` [PATCH v3 16/19] target/arm: Do not build TCG objects when TCG is off Philippe Mathieu-Daudé
2020-03-16 16:06   ` Philippe Mathieu-Daudé
2020-03-16 16:06 ` [PATCH v3 17/19] hw/arm: Automatically select the 'virt' machine on KVM Philippe Mathieu-Daudé
2020-03-16 16:06   ` Philippe Mathieu-Daudé
2020-03-16 20:06   ` Richard Henderson
2020-03-16 20:06     ` Richard Henderson
2020-09-29 18:26     ` Philippe Mathieu-Daudé
2020-09-29 18:26       ` Philippe Mathieu-Daudé
2020-09-29 20:06   ` Peter Maydell
2020-09-29 20:06     ` Peter Maydell
2020-09-29 20:11     ` Peter Maydell
2020-09-29 20:11       ` Peter Maydell
2020-09-29 20:36       ` Philippe Mathieu-Daudé
2020-09-29 20:36         ` Philippe Mathieu-Daudé
2020-10-01  7:38         ` Paolo Bonzini
2020-10-01  7:38           ` Paolo Bonzini
2020-10-01 15:05           ` Philippe Mathieu-Daudé
2020-10-01 15:05             ` Philippe Mathieu-Daudé
2020-10-05  9:22             ` Philippe Mathieu-Daudé
2020-10-05  9:22               ` Philippe Mathieu-Daudé
2020-10-05 10:53               ` Paolo Bonzini
2020-10-05 10:53                 ` Paolo Bonzini
2020-03-16 16:06 ` [PATCH v3 18/19] hw/arm: Do not build to 'virt' machine on Xen Philippe Mathieu-Daudé
2020-03-16 16:06   ` [Xen-devel] " Philippe Mathieu-Daudé
2020-03-16 16:06   ` Philippe Mathieu-Daudé
2020-03-16 17:05   ` Stefano Stabellini
2020-03-16 17:05     ` [Xen-devel] " Stefano Stabellini
2020-03-16 17:05     ` Stefano Stabellini
2020-03-16 17:11   ` Peter Maydell
2020-03-16 17:11     ` [Xen-devel] " Peter Maydell
2020-03-16 17:11     ` Peter Maydell
2020-03-16 19:00     ` Philippe Mathieu-Daudé
2020-03-16 19:00       ` [Xen-devel] " Philippe Mathieu-Daudé
2020-03-16 19:00       ` Philippe Mathieu-Daudé
2020-03-16 16:06 ` [PATCH v3 19/19] .travis.yml: Add a KVM-only Aarch64 job Philippe Mathieu-Daudé
2020-03-16 16:06   ` Philippe Mathieu-Daudé
2020-03-16 20:03 ` [PATCH v3 00/19] Support disabling TCG on ARM (part 2) no-reply
2020-03-16 20:03   ` no-reply
2020-03-16 23:10 ` no-reply
2020-03-16 23:10   ` no-reply

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=5d9606c9-f812-f629-e03f-d72ddbce05ee@redhat.com \
    --to=philmd@redhat.com \
    --cc=alex.bennee@linaro.org \
    --cc=fam@euphon.net \
    --cc=kvm@vger.kernel.org \
    --cc=pbonzini@redhat.com \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-arm@nongnu.org \
    --cc=qemu-devel@nongnu.org \
    --cc=richard.henderson@linaro.org \
    --cc=thuth@redhat.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.