From: Wei Xu <xuwei5@hisilicon.com> To: Mauro Carvalho Chehab <mchehab+huawei@kernel.org> Cc: <linuxarm@huawei.com>, <mauro.chehab@huawei.com>, Rob Herring <robh+dt@kernel.org>, <devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org>, <xuwei5@hisilicon.com> Subject: Re: [PATCH] arm64: dts: HiSilicon: hi3660: address a PCI warning Date: Fri, 13 Aug 2021 16:30:01 +0800 [thread overview] Message-ID: <61162D89.2070901@hisilicon.com> (raw) In-Reply-To: <934f397d227ea589a16c89f1ee9c6f199c662093.1628666047.git.mchehab+huawei@kernel.org> Hi Mauro, On 2021/8/11 15:14, Mauro Carvalho Chehab wrote: > When the driver is registered, it produces a warning when > registering the PCI bridge: > > [ 5.363450] pci_bus 0000:00: root bus resource [bus 00-01] > [ 5.396998] pci_bus 0000:01: busn_res: can not insert [bus 01-ff] under [bus 00-01] (conflicts with (null) [bus 00-01]) > [ 5.284831] pci 0000:00:00.0: PCI bridge to [bus 01-ff] > > The reason is that the bus-range is wrong. Address it. > > Signed-off-by: Mauro Carvalho Chehab <mchehab+huawei@kernel.org> Thanks! Applied to the hisilicon arm64 dt tree. Best Regards, Wei > --- > arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi > index f1ec87c05842..cf2079590ad8 100644 > --- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi > +++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi > @@ -1002,7 +1002,7 @@ pcie@f4000000 { > <0x0 0xf3f20000 0x0 0x40000>, > <0x0 0xf5000000 0x0 0x2000>; > reg-names = "dbi", "apb", "phy", "config"; > - bus-range = <0x0 0x1>; > + bus-range = <0x0 0xff>; > #address-cells = <3>; > #size-cells = <2>; > device_type = "pci"; >
WARNING: multiple messages have this Message-ID (diff)
From: Wei Xu <xuwei5@hisilicon.com> To: Mauro Carvalho Chehab <mchehab+huawei@kernel.org> Cc: <linuxarm@huawei.com>, <mauro.chehab@huawei.com>, Rob Herring <robh+dt@kernel.org>, <devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <linux-kernel@vger.kernel.org>, <xuwei5@hisilicon.com> Subject: Re: [PATCH] arm64: dts: HiSilicon: hi3660: address a PCI warning Date: Fri, 13 Aug 2021 16:30:01 +0800 [thread overview] Message-ID: <61162D89.2070901@hisilicon.com> (raw) In-Reply-To: <934f397d227ea589a16c89f1ee9c6f199c662093.1628666047.git.mchehab+huawei@kernel.org> Hi Mauro, On 2021/8/11 15:14, Mauro Carvalho Chehab wrote: > When the driver is registered, it produces a warning when > registering the PCI bridge: > > [ 5.363450] pci_bus 0000:00: root bus resource [bus 00-01] > [ 5.396998] pci_bus 0000:01: busn_res: can not insert [bus 01-ff] under [bus 00-01] (conflicts with (null) [bus 00-01]) > [ 5.284831] pci 0000:00:00.0: PCI bridge to [bus 01-ff] > > The reason is that the bus-range is wrong. Address it. > > Signed-off-by: Mauro Carvalho Chehab <mchehab+huawei@kernel.org> Thanks! Applied to the hisilicon arm64 dt tree. Best Regards, Wei > --- > arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi > index f1ec87c05842..cf2079590ad8 100644 > --- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi > +++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi > @@ -1002,7 +1002,7 @@ pcie@f4000000 { > <0x0 0xf3f20000 0x0 0x40000>, > <0x0 0xf5000000 0x0 0x2000>; > reg-names = "dbi", "apb", "phy", "config"; > - bus-range = <0x0 0x1>; > + bus-range = <0x0 0xff>; > #address-cells = <3>; > #size-cells = <2>; > device_type = "pci"; > _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2021-08-13 8:30 UTC|newest] Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-08-11 7:14 [PATCH] arm64: dts: HiSilicon: hi3660: address a PCI warning Mauro Carvalho Chehab 2021-08-11 7:14 ` Mauro Carvalho Chehab 2021-08-13 8:30 ` Wei Xu [this message] 2021-08-13 8:30 ` Wei Xu -- strict thread matches above, loose matches on Subject: below -- 2021-08-05 9:04 Mauro Carvalho Chehab 2021-08-05 9:04 ` Mauro Carvalho Chehab
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=61162D89.2070901@hisilicon.com \ --to=xuwei5@hisilicon.com \ --cc=devicetree@vger.kernel.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linuxarm@huawei.com \ --cc=mauro.chehab@huawei.com \ --cc=mchehab+huawei@kernel.org \ --cc=robh+dt@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.