From: Simon Horman <horms+renesas@verge.net.au> To: linux-renesas-soc@vger.kernel.org Cc: linux-arm-kernel@lists.infradead.org, Magnus Damm <magnus.damm@gmail.com>, Chris Brandt <chris.brandt@renesas.com>, Simon Horman <horms+renesas@verge.net.au> Subject: [PATCH 5/7] ARM: dts: r7s72100: add ostm to device tree Date: Thu, 26 Jan 2017 11:11:07 +0100 [thread overview] Message-ID: <69b5c6dceaa138859f03ca20e3adca7ddec6bae7.1485425227.git.horms+renesas@verge.net.au> (raw) In-Reply-To: <cover.1485425227.git.horms+renesas@verge.net.au> From: Chris Brandt <chris.brandt@renesas.com> Signed-off-by: Chris Brandt <chris.brandt@renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au> --- arch/arm/boot/dts/r7s72100.dtsi | 18 ++++++++++++++++++ 1 file changed, 18 insertions(+) diff --git a/arch/arm/boot/dts/r7s72100.dtsi b/arch/arm/boot/dts/r7s72100.dtsi index d5946df29222..74e684f3c1c7 100644 --- a/arch/arm/boot/dts/r7s72100.dtsi +++ b/arch/arm/boot/dts/r7s72100.dtsi @@ -505,4 +505,22 @@ cap-sdio-irq; status = "disabled"; }; + + ostm0: timer@fcfec000 { + compatible = "renesas,r7s72100-ostm", "renesas,ostm"; + reg = <0xfcfec000 0x30>; + interrupts = <GIC_SPI 102 IRQ_TYPE_EDGE_RISING>; + clocks = <&mstp5_clks R7S72100_CLK_OSTM0>; + power-domains = <&cpg_clocks>; + status = "disabled"; + }; + + ostm1: timer@fcfec400 { + compatible = "renesas,r7s72100-ostm", "renesas,ostm"; + reg = <0xfcfec400 0x30>; + interrupts = <GIC_SPI 103 IRQ_TYPE_EDGE_RISING>; + clocks = <&mstp5_clks R7S72100_CLK_OSTM1>; + power-domains = <&cpg_clocks>; + status = "disabled"; + }; }; -- 2.7.0.rc3.207.g0ac5344
WARNING: multiple messages have this Message-ID (diff)
From: horms+renesas@verge.net.au (Simon Horman) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH 5/7] ARM: dts: r7s72100: add ostm to device tree Date: Thu, 26 Jan 2017 11:11:07 +0100 [thread overview] Message-ID: <69b5c6dceaa138859f03ca20e3adca7ddec6bae7.1485425227.git.horms+renesas@verge.net.au> (raw) In-Reply-To: <cover.1485425227.git.horms+renesas@verge.net.au> From: Chris Brandt <chris.brandt@renesas.com> Signed-off-by: Chris Brandt <chris.brandt@renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au> --- arch/arm/boot/dts/r7s72100.dtsi | 18 ++++++++++++++++++ 1 file changed, 18 insertions(+) diff --git a/arch/arm/boot/dts/r7s72100.dtsi b/arch/arm/boot/dts/r7s72100.dtsi index d5946df29222..74e684f3c1c7 100644 --- a/arch/arm/boot/dts/r7s72100.dtsi +++ b/arch/arm/boot/dts/r7s72100.dtsi @@ -505,4 +505,22 @@ cap-sdio-irq; status = "disabled"; }; + + ostm0: timer at fcfec000 { + compatible = "renesas,r7s72100-ostm", "renesas,ostm"; + reg = <0xfcfec000 0x30>; + interrupts = <GIC_SPI 102 IRQ_TYPE_EDGE_RISING>; + clocks = <&mstp5_clks R7S72100_CLK_OSTM0>; + power-domains = <&cpg_clocks>; + status = "disabled"; + }; + + ostm1: timer at fcfec400 { + compatible = "renesas,r7s72100-ostm", "renesas,ostm"; + reg = <0xfcfec400 0x30>; + interrupts = <GIC_SPI 103 IRQ_TYPE_EDGE_RISING>; + clocks = <&mstp5_clks R7S72100_CLK_OSTM1>; + power-domains = <&cpg_clocks>; + status = "disabled"; + }; }; -- 2.7.0.rc3.207.g0ac5344
next prev parent reply other threads:[~2017-01-26 10:11 UTC|newest] Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top 2017-01-26 10:11 [GIT PULL] Second Round of Renesas ARM Based SoC DT Updates for v4.11 Simon Horman 2017-01-26 10:11 ` Simon Horman 2017-01-26 10:11 ` [PATCH 1/7] ARM: dts: r8a7779, marzen: Fix sata device status Simon Horman 2017-01-26 10:11 ` Simon Horman 2017-01-26 10:11 ` [PATCH 2/7] ARM: dts: r8a7743: Link ARM GIC to clock and clock domain Simon Horman 2017-01-26 10:11 ` Simon Horman 2017-01-26 10:11 ` [PATCH 3/7] ARM: dts: r8a7745: " Simon Horman 2017-01-26 10:11 ` Simon Horman 2017-01-26 10:11 ` [PATCH 4/7] ARM: dts: r7s72100: add ostm clock to device tree Simon Horman 2017-01-26 10:11 ` Simon Horman 2017-01-26 10:11 ` Simon Horman [this message] 2017-01-26 10:11 ` [PATCH 5/7] ARM: dts: r7s72100: add ostm " Simon Horman 2017-01-26 10:11 ` [PATCH 6/7] ARM: dts: rskrza1: add ostm DT support Simon Horman 2017-01-26 10:11 ` Simon Horman 2017-01-26 10:11 ` [PATCH 7/7] ARM: dts: r7s72100: add power-domains to mmcif Simon Horman 2017-01-26 10:11 ` Simon Horman 2017-01-30 4:54 ` [GIT PULL] Second Round of Renesas ARM Based SoC DT Updates for v4.11 Olof Johansson 2017-01-30 4:54 ` Olof Johansson
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=69b5c6dceaa138859f03ca20e3adca7ddec6bae7.1485425227.git.horms+renesas@verge.net.au \ --to=horms+renesas@verge.net.au \ --cc=chris.brandt@renesas.com \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-renesas-soc@vger.kernel.org \ --cc=magnus.damm@gmail.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.