Re: Upstream NPCM7xx to OpenBMC repository

Re: Upstream NPCM7xx to OpenBMC repository

[Joel Stanley]

Hi Tomer,

On 9 April 2018 at 19:29,  <tomer.maimon@nuvoton.com> wrote:
> Hi Joel,
>
> Commits at Linus tree:
>
> MAINTAINERS: Add entry for the Nuvoton NPCM architecture - 6a498e06ba22872d3a27cc0dae77b9314b1de48b
> arm: npcm: add basic support for Nuvoton BMCs - 7bffa14c9aed5f788d3126271f0fd8758fbd129e
> arm: dts: add Nuvoton NPCM750 device tree - d6bdd009c21db3f677dd1d1bbb8c20bc819074bc
> serial: 8250: Add Nuvoton NPCM UART - f597fbce38d230af95384f4a04e0a13a1d0ad45d
> arm: dts: add watchdog device to NPCM750 device tree - 1c4937eec91426014247b9ae8cb3f04935cd4865
> arm: dts: modify UART compatible name in NPCM750 device tree - 33a5365900e9cf914cd1d2bdde1457b79b3e9ed9
> arm: dts: modify timer register size in NPCM750 device tree - 4828b20a0b89efba524eb34b3234d98683dbe108
> arm: dts: modify clock binding in NPCM750 device tree - 016c366f505f96dce2a4d0e1e9075fe6e0dfad3e
> arm: dts: modify Makefile NPCM750 configuration name - 82e9f1d1f87d23ae943f8508a720f482bc2de256
> arm: dts: modify Nuvoton NPCM7xx device tree structure - 518d2f43c358da2072948f64df99b1bd417288dc
> arm: npcm: modify configuration for the NPCM7xx BMC - cd903711fd9dce808b5cc07e509135886d962b0c
>
> clocksource commits:
>
> clocksource/drivers/npcm: Add NPCM7xx timer driver - 1c00289ecd12471ba9733e61aaf1d39883a77b16
> https://git.linaro.org/people/daniel.lezcano/linux.git/commit/?h=clockevents/next&id=1c00289ecd12471ba9733e61aaf1d39883a77b16
> dt-binding: timer: document NPCM7xx timer DT bindings - ff2969c479d97c6221a9835ee0ab4c44513badc6
> https://git.linaro.org/people/daniel.lezcano/linux.git/commit/?h=clockevents/next&id=ff2969c479d97c6221a9835ee0ab4c44513badc6
>
> WD driver commit:
>
> dt-bindings: watchdog: Add Nuvoton NPCM description - cacad4d735c5c2e73a3948b76eb5faa61fbe60cd
> https://kernel.googlesource.com/pub/scm/linux/kernel/git/groeck/linux-staging/+/cacad4d735c5c2e73a3948b76eb5faa61fbe60cd
> watchdog: Add Nuvoton NPCM watchdog driver - 71e57e2a025766412a9f3c645d0642c69d7d8c50
> https://kernel.googlesource.com/pub/scm/linux/kernel/git/groeck/linux-staging/+/71e57e2a025766412a9f3c645d0642c69d7d8c50
>
> clock driver patch:
>
> dt-binding: clk: npcm750: add binding
> https://patchwork.kernel.org/patch/10307601/
> clk: npcm7xx: add clock controller
> https://patchwork.kernel.org/patch/10307605/
>
> Enable L2 cache patch:
>
> arm: npcm: enable L2 cache in NPCM7xx architecture
> https://patchwork.kernel.org/patch/10328339/

Thanks. I've merged this list of patches to dev-4.13.

I did a build and booted it on my poleg eval board using a FIT image
and a small initrd:

[    0.000000] Booting Linux on physical CPU 0x0
[    0.000000] random: get_random_bytes called from
start_kernel+0x3c/0x3e4 with crng_init=0
[    0.000000] Linux version 4.13.16-00270-g8529863ca964 (joel@aurora)
(gcc version 7.3.0 (Ubuntu/Linaro 7.3.0-15ubuntu2)) #5 Wed Apr 11
13:40:26 8
[    0.000000] CPU: ARMv7 Processor [414fc091] revision 1 (ARMv7), cr=18c53c7d
[    0.000000] CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing
instruction cache
[    0.000000] OF: fdt: Machine model: Nuvoton npcm750 Development
Board (Device Tree)

Congratulations on the hard work you and the team have done this past year.

Cheers,

Joel

RE: Upstream NPCM7xx to OpenBMC repository

[tomer.maimon]

Hi Joel,

Thanks a lot!

We highly appreciate your and your team great support!

Cheers,

Tomer

-----Original Message-----
From: joel.stan@gmail.com <joel.stan@gmail.com> On Behalf Of Joel Stanley
Sent: Wednesday, 11 April 2018 7:29
To: IS20 Tomer Maimon <tomer.maimon@nuvoton.com>; OpenBMC Maillist <openbmc@lists.ozlabs.org>
Subject: Re: Upstream NPCM7xx to OpenBMC repository

Hi Tomer,

On 9 April 2018 at 19:29,  <tomer.maimon@nuvoton.com> wrote:
> Hi Joel,
>
> Commits at Linus tree:
>
> MAINTAINERS: Add entry for the Nuvoton NPCM architecture -
> 6a498e06ba22872d3a27cc0dae77b9314b1de48b
> arm: npcm: add basic support for Nuvoton BMCs -
> 7bffa14c9aed5f788d3126271f0fd8758fbd129e
> arm: dts: add Nuvoton NPCM750 device tree -
> d6bdd009c21db3f677dd1d1bbb8c20bc819074bc
> serial: 8250: Add Nuvoton NPCM UART -
> f597fbce38d230af95384f4a04e0a13a1d0ad45d
> arm: dts: add watchdog device to NPCM750 device tree -
> 1c4937eec91426014247b9ae8cb3f04935cd4865
> arm: dts: modify UART compatible name in NPCM750 device tree -
> 33a5365900e9cf914cd1d2bdde1457b79b3e9ed9
> arm: dts: modify timer register size in NPCM750 device tree -
> 4828b20a0b89efba524eb34b3234d98683dbe108
> arm: dts: modify clock binding in NPCM750 device tree -
> 016c366f505f96dce2a4d0e1e9075fe6e0dfad3e
> arm: dts: modify Makefile NPCM750 configuration name -
> 82e9f1d1f87d23ae943f8508a720f482bc2de256
> arm: dts: modify Nuvoton NPCM7xx device tree structure -
> 518d2f43c358da2072948f64df99b1bd417288dc
> arm: npcm: modify configuration for the NPCM7xx BMC -
> cd903711fd9dce808b5cc07e509135886d962b0c
>
> clocksource commits:
>
> clocksource/drivers/npcm: Add NPCM7xx timer driver -
> 1c00289ecd12471ba9733e61aaf1d39883a77b16
> https://urldefense.proofpoint.com/v2/url?u=https-3A__git.linaro.org_pe
> ople_daniel.lezcano_linux.git_commit_-3Fh-3Dclockevents_next-26id-3D1c
> 00289ecd12471ba9733e61aaf1d39883a77b16&d=DwIBaQ&c=ue8mO8zgC4VZ4q_aNVKt
> 8G9MC01UFDmisvMR1k-EoDM&r=WJW-vPFNTcfKHb42vTc4y3IBQ7akhI7wC11O8Fn0f7M&
> m=gzgvuV0i0UVYTlyIc3ZBILx4YXqlzC8XE877KVaaFJk&s=xs0pJ-1S8mn7hpeG88m3su
> Be1EJdohc88yoQMYV57bk&e=
> dt-binding: timer: document NPCM7xx timer DT bindings -
> ff2969c479d97c6221a9835ee0ab4c44513badc6
> https://urldefense.proofpoint.com/v2/url?u=https-3A__git.linaro.org_pe
> ople_daniel.lezcano_linux.git_commit_-3Fh-3Dclockevents_next-26id-3Dff
> 2969c479d97c6221a9835ee0ab4c44513badc6&d=DwIBaQ&c=ue8mO8zgC4VZ4q_aNVKt
> 8G9MC01UFDmisvMR1k-EoDM&r=WJW-vPFNTcfKHb42vTc4y3IBQ7akhI7wC11O8Fn0f7M&
> m=gzgvuV0i0UVYTlyIc3ZBILx4YXqlzC8XE877KVaaFJk&s=FRUghA_GLY2qNatwvOBHCR
> siXSu7rY8l1Pz7vSlQQbg&e=
>
> WD driver commit:
>
> dt-bindings: watchdog: Add Nuvoton NPCM description -
> cacad4d735c5c2e73a3948b76eb5faa61fbe60cd
> https://urldefense.proofpoint.com/v2/url?u=https-3A__kernel.googlesour
> ce.com_pub_scm_linux_kernel_git_groeck_linux-2Dstaging_-2B_cacad4d735c
> 5c2e73a3948b76eb5faa61fbe60cd&d=DwIBaQ&c=ue8mO8zgC4VZ4q_aNVKt8G9MC01UF
> DmisvMR1k-EoDM&r=WJW-vPFNTcfKHb42vTc4y3IBQ7akhI7wC11O8Fn0f7M&m=gzgvuV0
> i0UVYTlyIc3ZBILx4YXqlzC8XE877KVaaFJk&s=1OUD5GuJiCzDajgb1D37ydt2wN41v_r
> ojkzN79wZ200&e=
> watchdog: Add Nuvoton NPCM watchdog driver -
> 71e57e2a025766412a9f3c645d0642c69d7d8c50
> https://urldefense.proofpoint.com/v2/url?u=https-3A__kernel.googlesour
> ce.com_pub_scm_linux_kernel_git_groeck_linux-2Dstaging_-2B_71e57e2a025
> 766412a9f3c645d0642c69d7d8c50&d=DwIBaQ&c=ue8mO8zgC4VZ4q_aNVKt8G9MC01UF
> DmisvMR1k-EoDM&r=WJW-vPFNTcfKHb42vTc4y3IBQ7akhI7wC11O8Fn0f7M&m=gzgvuV0
> i0UVYTlyIc3ZBILx4YXqlzC8XE877KVaaFJk&s=zrBzTqVMiP_nzmU19929kLIbz72lG-2
> dXJDC2Pziqkg&e=
>
> clock driver patch:
>
> dt-binding: clk: npcm750: add binding
> https://urldefense.proofpoint.com/v2/url?u=https-3A__patchwork.kernel.
> org_patch_10307601_&d=DwIBaQ&c=ue8mO8zgC4VZ4q_aNVKt8G9MC01UFDmisvMR1k-
> EoDM&r=WJW-vPFNTcfKHb42vTc4y3IBQ7akhI7wC11O8Fn0f7M&m=gzgvuV0i0UVYTlyIc
> 3ZBILx4YXqlzC8XE877KVaaFJk&s=ZcUUZAZMWDjaRh7vvtXJEmriF_IX3h1kghAOxROCU
> Xc&e=
> clk: npcm7xx: add clock controller
> https://urldefense.proofpoint.com/v2/url?u=https-3A__patchwork.kernel.
> org_patch_10307605_&d=DwIBaQ&c=ue8mO8zgC4VZ4q_aNVKt8G9MC01UFDmisvMR1k-
> EoDM&r=WJW-vPFNTcfKHb42vTc4y3IBQ7akhI7wC11O8Fn0f7M&m=gzgvuV0i0UVYTlyIc
> 3ZBILx4YXqlzC8XE877KVaaFJk&s=BHoxBkk65PyMUVjy-rDWhV58cAtLwavdzSLQkl8Nn
> xs&e=
>
> Enable L2 cache patch:
>
> arm: npcm: enable L2 cache in NPCM7xx architecture
> https://urldefense.proofpoint.com/v2/url?u=https-3A__patchwork.kernel.
> org_patch_10328339_&d=DwIBaQ&c=ue8mO8zgC4VZ4q_aNVKt8G9MC01UFDmisvMR1k-
> EoDM&r=WJW-vPFNTcfKHb42vTc4y3IBQ7akhI7wC11O8Fn0f7M&m=gzgvuV0i0UVYTlyIc
> 3ZBILx4YXqlzC8XE877KVaaFJk&s=cJvMUsEZ4rqIOqheGbR_f7xhIheaj5n99-GaGeNhA
> PI&e=

Thanks. I've merged this list of patches to dev-4.13.

I did a build and booted it on my poleg eval board using a FIT image and a small initrd:

[    0.000000] Booting Linux on physical CPU 0x0
[    0.000000] random: get_random_bytes called from
start_kernel+0x3c/0x3e4 with crng_init=0
[    0.000000] Linux version 4.13.16-00270-g8529863ca964 (joel@aurora)
(gcc version 7.3.0 (Ubuntu/Linaro 7.3.0-15ubuntu2)) #5 Wed Apr 11
13:40:26 8
[    0.000000] CPU: ARMv7 Processor [414fc091] revision 1 (ARMv7), cr=18c53c7d
[    0.000000] CPU: PIPT / VIPT nonaliasing data cache, VIPT aliasing
instruction cache
[    0.000000] OF: fdt: Machine model: Nuvoton npcm750 Development
Board (Device Tree)

Congratulations on the hard work you and the team have done this past year.

Cheers,

Joel


===========================================================================================
The privileged confidential information contained in this email is intended for use only by the addressees as indicated by the original sender of this email. If you are not the addressee indicated in this email or are not responsible for delivery of the email to such a person, please kindly reply to the sender indicating this fact and delete all copies of it from your computer and network server immediately. Your cooperation is highly appreciated. It is advised that any unauthorized use of confidential information of Nuvoton is strictly prohibited; and any information in this email irrelevant to the official business of Nuvoton shall be deemed as neither given nor endorsed by Nuvoton.