All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Lluís Vilanova" <vilanova@ac.upc.edu>
To: Michael Tokarev <mjt@tls.msk.ru>
Cc: qemu-devel@nongnu.org,
	"open list:Trivial patches" <qemu-trivial@nongnu.org>,
	Eduardo Habkost <ehabkost@redhat.com>,
	Stefan Hajnoczi <stefanha@redhat.com>,
	Laurent Vivier <laurent@vivier.eu>
Subject: Re: [Qemu-devel] [PATCH v6 6/7] trace: [tcg, trivial] Re-align generated code
Date: Thu, 12 Jan 2017 19:46:44 +0100	[thread overview]
Message-ID: <8760lkxgiz.fsf@ac.upc.edu> (raw)
In-Reply-To: <79013fd5-adad-3296-620d-aa740e53ac6c@msgid.tls.msk.ru> (Michael Tokarev's message of "Thu, 12 Jan 2017 14:19:18 +0300")

Michael Tokarev writes:

> 28.12.2016 21:41, Lluís Vilanova wrote:
>> Last patch removed a nesting level in generated code. Re-align all code
>> generated by backends to be 4-column aligned.

> Lluís, I'm not applying these (6/7 and 7/7) to -trivial because
> while they're trivial indeed, they aren't independent and should
> be applied after all other patches in your series, or better,
> together.

Ok. I added the trivial tag to make it explicit, but didn't expect it to go into
the trivial branch. Should I drop the "trivial" tag in the future for cases like
this?


Thanks,
  Lluis

  reply	other threads:[~2017-01-12 18:46 UTC|newest]

Thread overview: 21+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-12-28 18:40 [Qemu-devel] [PATCH v6 0/7] trace: [tcg] Optimize per-vCPU tracing states with separate TB caches Lluís Vilanova
2016-12-28 18:41 ` [Qemu-devel] [PATCH v6 1/7] exec: [tcg] Refactor flush of per-CPU virtual TB cache Lluís Vilanova
2017-01-10 20:07   ` Richard Henderson
2016-12-28 18:41 ` [Qemu-devel] [PATCH v6 2/7] trace: Make trace_get_vcpu_event_count() inlinable Lluís Vilanova
2017-01-10 20:08   ` Richard Henderson
2017-01-12 18:14     ` Lluís Vilanova
2016-12-28 18:41 ` [Qemu-devel] [PATCH v6 3/7] trace: [tcg] Delay changes to dynamic state when translating Lluís Vilanova
2017-01-09 17:01   ` Stefan Hajnoczi
2017-01-10 16:31     ` Paolo Bonzini
2017-01-11 16:16       ` Stefan Hajnoczi
2017-01-12 19:37         ` Lluís Vilanova
2017-01-12 21:25           ` Paolo Bonzini
2017-01-13 20:08             ` Lluís Vilanova
2016-12-28 18:41 ` [Qemu-devel] [PATCH v6 4/7] exec: [tcg] Use different TBs according to the vCPU's dynamic tracing state Lluís Vilanova
2017-01-10 20:10   ` Richard Henderson
2016-12-28 18:41 ` [Qemu-devel] [PATCH v6 5/7] trace: [tcg] Do not generate TCG code to trace dinamically-disabled events Lluís Vilanova
2016-12-28 18:41 ` [Qemu-devel] [PATCH v6 6/7] trace: [tcg, trivial] Re-align generated code Lluís Vilanova
2017-01-12 11:19   ` Michael Tokarev
2017-01-12 18:46     ` Lluís Vilanova [this message]
2016-12-28 18:41 ` [Qemu-devel] [PATCH v6 7/7] trace: [trivial] Statically enable all guest events Lluís Vilanova
2017-01-09 17:04 ` [Qemu-devel] [PATCH v6 0/7] trace: [tcg] Optimize per-vCPU tracing states with separate TB caches Stefan Hajnoczi

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=8760lkxgiz.fsf@ac.upc.edu \
    --to=vilanova@ac.upc.edu \
    --cc=ehabkost@redhat.com \
    --cc=laurent@vivier.eu \
    --cc=mjt@tls.msk.ru \
    --cc=qemu-devel@nongnu.org \
    --cc=qemu-trivial@nongnu.org \
    --cc=stefanha@redhat.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.