All of lore.kernel.org
 help / color / mirror / Atom feed
From: Punit Agrawal <punitagrawal@gmail.com>
To: Alexandru Elisei <alexandru.elisei@arm.com>
Cc: linux-rockchip@lists.infradead.org, linux-pci@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org,
	linux-kernel@vger.kernel.org, wqu@suse.com, robin.murphy@arm.com,
	pgwipeout@gmail.com, ardb@kernel.org, briannorris@chromium.org,
	shawn.lin@rock-chips.com, helgaas@kernel.org, robh+dt@kernel.org
Subject: Re: [PATCH v2 0/4] PCI: of: Improvements to handle 64-bit attribute for non-prefetchable ranges
Date: Wed, 02 Jun 2021 22:39:56 +0900	[thread overview]
Message-ID: <87pmx4l70z.fsf@stealth> (raw)
In-Reply-To: <75da0524-7588-4ace-a135-69236f2d1d5e@arm.com> (Alexandru Elisei's message of "Tue, 1 Jun 2021 13:53:19 +0100")

Hi Alex,

Alexandru Elisei <alexandru.elisei@arm.com> writes:

> Hi Punit,
>
> On 5/31/21 11:10 PM, Punit Agrawal wrote:
>> Hi,
>>
>> Here's an updated version of changes to improve handling of the 64-bit
>> attribute on non-prefetchable host bridge ranges. Previous version can
>> be found at [0].
>>
>> The series addresses Rob and Bjorn's comments on the previous version
>> and updates the checks for 32-bit non-prefetchable window size to only
>> apply to non 64-bit ranges.
>
> Many thanks for the series. I've tested it on my rockpro64, and the NVME works as
> expected:
>
> Tested-by: Alexandru Elisei <alexandru.elisei@arm.com>

Thanks for taking the patches for a spin.

Punit

[...]


WARNING: multiple messages have this Message-ID (diff)
From: Punit Agrawal <punitagrawal@gmail.com>
To: Alexandru Elisei <alexandru.elisei@arm.com>
Cc: linux-rockchip@lists.infradead.org,  linux-pci@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org,
	 linux-kernel@vger.kernel.org, wqu@suse.com,
	 robin.murphy@arm.com,  pgwipeout@gmail.com, ardb@kernel.org,
	 briannorris@chromium.org,  shawn.lin@rock-chips.com,
	helgaas@kernel.org,  robh+dt@kernel.org
Subject: Re: [PATCH v2 0/4] PCI: of: Improvements to handle 64-bit attribute for non-prefetchable ranges
Date: Wed, 02 Jun 2021 22:39:56 +0900	[thread overview]
Message-ID: <87pmx4l70z.fsf@stealth> (raw)
In-Reply-To: <75da0524-7588-4ace-a135-69236f2d1d5e@arm.com> (Alexandru Elisei's message of "Tue, 1 Jun 2021 13:53:19 +0100")

Hi Alex,

Alexandru Elisei <alexandru.elisei@arm.com> writes:

> Hi Punit,
>
> On 5/31/21 11:10 PM, Punit Agrawal wrote:
>> Hi,
>>
>> Here's an updated version of changes to improve handling of the 64-bit
>> attribute on non-prefetchable host bridge ranges. Previous version can
>> be found at [0].
>>
>> The series addresses Rob and Bjorn's comments on the previous version
>> and updates the checks for 32-bit non-prefetchable window size to only
>> apply to non 64-bit ranges.
>
> Many thanks for the series. I've tested it on my rockpro64, and the NVME works as
> expected:
>
> Tested-by: Alexandru Elisei <alexandru.elisei@arm.com>

Thanks for taking the patches for a spin.

Punit

[...]


_______________________________________________
Linux-rockchip mailing list
Linux-rockchip@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-rockchip

WARNING: multiple messages have this Message-ID (diff)
From: Punit Agrawal <punitagrawal@gmail.com>
To: Alexandru Elisei <alexandru.elisei@arm.com>
Cc: linux-rockchip@lists.infradead.org,  linux-pci@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org,
	 linux-kernel@vger.kernel.org, wqu@suse.com,
	 robin.murphy@arm.com,  pgwipeout@gmail.com, ardb@kernel.org,
	 briannorris@chromium.org,  shawn.lin@rock-chips.com,
	helgaas@kernel.org,  robh+dt@kernel.org
Subject: Re: [PATCH v2 0/4] PCI: of: Improvements to handle 64-bit attribute for non-prefetchable ranges
Date: Wed, 02 Jun 2021 22:39:56 +0900	[thread overview]
Message-ID: <87pmx4l70z.fsf@stealth> (raw)
In-Reply-To: <75da0524-7588-4ace-a135-69236f2d1d5e@arm.com> (Alexandru Elisei's message of "Tue, 1 Jun 2021 13:53:19 +0100")

Hi Alex,

Alexandru Elisei <alexandru.elisei@arm.com> writes:

> Hi Punit,
>
> On 5/31/21 11:10 PM, Punit Agrawal wrote:
>> Hi,
>>
>> Here's an updated version of changes to improve handling of the 64-bit
>> attribute on non-prefetchable host bridge ranges. Previous version can
>> be found at [0].
>>
>> The series addresses Rob and Bjorn's comments on the previous version
>> and updates the checks for 32-bit non-prefetchable window size to only
>> apply to non 64-bit ranges.
>
> Many thanks for the series. I've tested it on my rockpro64, and the NVME works as
> expected:
>
> Tested-by: Alexandru Elisei <alexandru.elisei@arm.com>

Thanks for taking the patches for a spin.

Punit

[...]


_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  reply	other threads:[~2021-06-02 13:40 UTC|newest]

Thread overview: 27+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-05-31 22:10 [PATCH v2 0/4] PCI: of: Improvements to handle 64-bit attribute for non-prefetchable ranges Punit Agrawal
2021-05-31 22:10 ` Punit Agrawal
2021-05-31 22:10 ` Punit Agrawal
2021-05-31 22:10 ` [PATCH v2 1/4] PCI: of: Override 64-bit flag for non-prefetchable memory below 4GB Punit Agrawal
2021-05-31 22:10   ` Punit Agrawal
2021-05-31 22:10   ` Punit Agrawal
2021-06-01  5:49   ` Ard Biesheuvel
2021-06-01  5:49     ` Ard Biesheuvel
2021-06-01  5:49     ` Ard Biesheuvel
2021-06-02 13:38     ` Punit Agrawal
2021-06-02 13:38       ` Punit Agrawal
2021-06-02 13:38       ` Punit Agrawal
2021-05-31 22:10 ` [PATCH v2 2/4] PCI: of: Relax the condition for warning about non-prefetchable memory aperture size Punit Agrawal
2021-05-31 22:10   ` Punit Agrawal
2021-05-31 22:10   ` Punit Agrawal
2021-05-31 22:10 ` [PATCH v2 3/4] PCI: of: Refactor the check for non-prefetchable 32-bit window Punit Agrawal
2021-05-31 22:10   ` Punit Agrawal
2021-05-31 22:10   ` Punit Agrawal
2021-05-31 22:10 ` [PATCH v2 4/4] arm64: dts: rockchip: Update PCI host bridge window to 32-bit address memory Punit Agrawal
2021-05-31 22:10   ` Punit Agrawal
2021-05-31 22:10   ` Punit Agrawal
2021-06-01 12:53 ` [PATCH v2 0/4] PCI: of: Improvements to handle 64-bit attribute for non-prefetchable ranges Alexandru Elisei
2021-06-01 12:53   ` Alexandru Elisei
2021-06-01 12:53   ` Alexandru Elisei
2021-06-02 13:39   ` Punit Agrawal [this message]
2021-06-02 13:39     ` Punit Agrawal
2021-06-02 13:39     ` Punit Agrawal

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=87pmx4l70z.fsf@stealth \
    --to=punitagrawal@gmail.com \
    --cc=alexandru.elisei@arm.com \
    --cc=ardb@kernel.org \
    --cc=briannorris@chromium.org \
    --cc=helgaas@kernel.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-pci@vger.kernel.org \
    --cc=linux-rockchip@lists.infradead.org \
    --cc=pgwipeout@gmail.com \
    --cc=robh+dt@kernel.org \
    --cc=robin.murphy@arm.com \
    --cc=shawn.lin@rock-chips.com \
    --cc=wqu@suse.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.