* Re: MIPS32 release 2 Instructions
[not found] <CACiU002Jb7d5Zg1r8gRSACjS6hNuYogTSGMxGPzGVTqJ+4E3dw@mail.gmail.com>
@ 2021-03-17 16:07 ` Philippe Mathieu-Daudé
0 siblings, 0 replies; only message in thread
From: Philippe Mathieu-Daudé @ 2021-03-17 16:07 UTC (permalink / raw)
To: prashant chaturvedi, qemu-discuss; +Cc: qemu-devel
On 3/17/21 12:20 PM, prashant chaturvedi wrote:
> Hello all,
> I'm trying execute a mips32r2 , little endian binary on qemu and the
> instructions like enable interrupt(EI) and Pair upper Lower(PUL.PS
> <http://PUL.PS>) are not supported by qemu as it gives "Illegal
> Instruction" error.
PUL.PS is microMIPS32, not MIPS32r2.
QEMU emulates microMIPS32 with the M14K/M14Kc CPUs.
This instruction is available since 2010:
commit 3c824109da076d2a1df4b798f9df81b385131f92
Author: Nathan Froyd <froydnj@codesourcery.com>
Date: Tue Jun 8 13:29:59 2010 -0700
target-mips: microMIPS ASE support
> I'm really confused with this, Those instructions are part of the ISA,
> then why am I getting this error? Is there something that I'm missing?
> someway that i can enable execution of those instructions? Any help
> would be appreciated.
>
> Thank you all in advance!
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2021-03-17 16:41 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
[not found] <CACiU002Jb7d5Zg1r8gRSACjS6hNuYogTSGMxGPzGVTqJ+4E3dw@mail.gmail.com>
2021-03-17 16:07 ` MIPS32 release 2 Instructions Philippe Mathieu-Daudé
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.