From: Kishon Vijay Abraham I <kishon@ti.com> To: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>, Cyrille Pitchen <cyrille.pitchen@free-electrons.com> Cc: <bhelgaas@google.com>, <linux-pci@vger.kernel.org>, <adouglas@cadence.com>, <stelford@cadence.com>, <dgary@cadence.com>, <kgopi@cadence.com>, <eandrews@cadence.com>, <thomas.petazzoni@free-electrons.com>, <sureshp@cadence.com>, <nsekhar@ti.com>, <linux-kernel@vger.kernel.org>, <robh@kernel.org>, <devicetree@vger.kernel.org> Subject: Re: [PATCH 0/5] PCI: Add support to the Cadence PCIe controller Date: Thu, 30 Nov 2017 12:43:20 +0530 [thread overview] Message-ID: <8c6c50fc-47a9-7b93-d826-1dba9c4d09c2@ti.com> (raw) In-Reply-To: <20171128155039.GA17154@red-moon> Hi, On Tuesday 28 November 2017 09:20 PM, Lorenzo Pieralisi wrote: > On Thu, Nov 23, 2017 at 04:01:45PM +0100, Cyrille Pitchen wrote: >> Hi all, >> >> this series of patches adds support to the Cadence PCIe controller. >> It was tested on a ARM64 platform emulated by a Palladium running both >> linux-next (next-20171123) and pci-next kernels. >> >> The host mode was tested with some PCIe devices connected to the Palladium >> through a speed-bridge. Some of those devices were a USB host controller >> and a SATA controller. The PCIe host controller was also tested with a >> second controller configured in endpoint mode and connected back to back >> to the first controller. >> >> The EndPoint Controller (EPC) driver of this series was tested with the >> pci-epf-test.c EndPoint Function (EPF) driver and the pcitest userspace >> program. >> >> For linux-next, I applied this series on top of Kishon's patch >> ("PCI: endpoint: Use EPC's device in dma_alloc_coherent/dma_free_coherent") >> otherwise dma_alloc_coherent() fails when called by pci_epf_alloc_space(). >> >> Also, I patched drivers/Makefile rather than drivers/pci/Makefile to make >> the drivers/pci/cadence/pcie-cadence-ep.o linked after The reason to patch drivers/Makefile should be because pcie-cadence-ep has to be compiled even when CONFIG_PCI is not enabled. CONFIG_PCI enables host specific features and ENDPOINT shouldn't depend on CONFIG_PCI. >> drivers/pci/endpoint/*.o objects, otherwise the built-in pci-cadence-ep >> driver would be probed before the PCI endpoint framework would have been >> initialized, which results in a kernel crash. > > Nice :( - isn't there a way to improve this (ie probe deferral or > registering the EPF bus earlier) ? > >> I guess this is the reason why the "pci/dwc" line was also put in >> drivers/Makefile, right after the "pci/endpoint" line. > > Or probably the other way around - see commit 5e8cb4033807 > > @Kishon, thoughts ? Lorenzo, ordering Makefile is one way to initialize EP core before other drivers. the other way is to have PCI EP core have a different initcall level.. subsys_initcall?? Thanks Kishon
WARNING: multiple messages have this Message-ID (diff)
From: Kishon Vijay Abraham I <kishon-l0cyMroinI0@public.gmane.org> To: Lorenzo Pieralisi <lorenzo.pieralisi-5wv7dgnIgG8@public.gmane.org>, Cyrille Pitchen <cyrille.pitchen-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org> Cc: bhelgaas-hpIqsD4AKlfQT0dZR+AlfA@public.gmane.org, linux-pci-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, adouglas-vna1KIf7WgpBDgjK7y7TUQ@public.gmane.org, stelford-vna1KIf7WgpBDgjK7y7TUQ@public.gmane.org, dgary-vna1KIf7WgpBDgjK7y7TUQ@public.gmane.org, kgopi-vna1KIf7WgpBDgjK7y7TUQ@public.gmane.org, eandrews-vna1KIf7WgpBDgjK7y7TUQ@public.gmane.org, thomas.petazzoni-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org, sureshp-vna1KIf7WgpBDgjK7y7TUQ@public.gmane.org, nsekhar-l0cyMroinI0@public.gmane.org, linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, robh-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org, devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org Subject: Re: [PATCH 0/5] PCI: Add support to the Cadence PCIe controller Date: Thu, 30 Nov 2017 12:43:20 +0530 [thread overview] Message-ID: <8c6c50fc-47a9-7b93-d826-1dba9c4d09c2@ti.com> (raw) In-Reply-To: <20171128155039.GA17154@red-moon> Hi, On Tuesday 28 November 2017 09:20 PM, Lorenzo Pieralisi wrote: > On Thu, Nov 23, 2017 at 04:01:45PM +0100, Cyrille Pitchen wrote: >> Hi all, >> >> this series of patches adds support to the Cadence PCIe controller. >> It was tested on a ARM64 platform emulated by a Palladium running both >> linux-next (next-20171123) and pci-next kernels. >> >> The host mode was tested with some PCIe devices connected to the Palladium >> through a speed-bridge. Some of those devices were a USB host controller >> and a SATA controller. The PCIe host controller was also tested with a >> second controller configured in endpoint mode and connected back to back >> to the first controller. >> >> The EndPoint Controller (EPC) driver of this series was tested with the >> pci-epf-test.c EndPoint Function (EPF) driver and the pcitest userspace >> program. >> >> For linux-next, I applied this series on top of Kishon's patch >> ("PCI: endpoint: Use EPC's device in dma_alloc_coherent/dma_free_coherent") >> otherwise dma_alloc_coherent() fails when called by pci_epf_alloc_space(). >> >> Also, I patched drivers/Makefile rather than drivers/pci/Makefile to make >> the drivers/pci/cadence/pcie-cadence-ep.o linked after The reason to patch drivers/Makefile should be because pcie-cadence-ep has to be compiled even when CONFIG_PCI is not enabled. CONFIG_PCI enables host specific features and ENDPOINT shouldn't depend on CONFIG_PCI. >> drivers/pci/endpoint/*.o objects, otherwise the built-in pci-cadence-ep >> driver would be probed before the PCI endpoint framework would have been >> initialized, which results in a kernel crash. > > Nice :( - isn't there a way to improve this (ie probe deferral or > registering the EPF bus earlier) ? > >> I guess this is the reason why the "pci/dwc" line was also put in >> drivers/Makefile, right after the "pci/endpoint" line. > > Or probably the other way around - see commit 5e8cb4033807 > > @Kishon, thoughts ? Lorenzo, ordering Makefile is one way to initialize EP core before other drivers. the other way is to have PCI EP core have a different initcall level.. subsys_initcall?? Thanks Kishon -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html
next prev parent reply other threads:[~2017-11-30 7:13 UTC|newest] Thread overview: 57+ messages / expand[flat|nested] mbox.gz Atom feed top 2017-11-23 15:01 [PATCH 0/5] PCI: Add support to the Cadence PCIe controller Cyrille Pitchen 2017-11-23 15:01 ` [PATCH 1/5] PCI: Add vendor ID for Cadence Cyrille Pitchen 2017-11-23 15:01 ` Cyrille Pitchen 2017-12-06 21:27 ` Bjorn Helgaas 2017-12-06 21:27 ` Bjorn Helgaas 2017-11-23 15:01 ` [PATCH 2/5] dt-bindings: PCI: cadence: Add DT bindings for Cadence PCIe host controller Cyrille Pitchen 2017-11-26 19:32 ` Rob Herring 2017-11-26 19:32 ` Rob Herring 2017-11-23 15:01 ` [PATCH 3/5] PCI: cadence: Add host driver for Cadence PCIe controller Cyrille Pitchen 2017-11-23 15:01 ` Cyrille Pitchen 2017-11-28 20:41 ` Bjorn Helgaas 2017-11-28 20:46 ` Bjorn Helgaas 2017-11-29 8:19 ` Thomas Petazzoni 2017-11-29 8:19 ` Thomas Petazzoni 2017-11-29 15:55 ` Bjorn Helgaas 2017-11-29 14:14 ` Lorenzo Pieralisi 2017-12-01 10:37 ` Cyrille Pitchen 2017-12-01 10:37 ` Cyrille Pitchen 2017-12-01 16:20 ` Lorenzo Pieralisi 2017-12-01 16:20 ` Lorenzo Pieralisi 2017-11-29 17:34 ` Lorenzo Pieralisi 2017-11-29 17:34 ` Lorenzo Pieralisi 2017-12-03 20:44 ` Cyrille Pitchen 2017-12-04 18:20 ` Lorenzo Pieralisi 2017-12-04 18:49 ` Ard Biesheuvel 2017-12-06 11:32 ` Lorenzo Pieralisi 2017-12-06 11:32 ` Lorenzo Pieralisi 2017-12-13 16:42 ` Cyrille Pitchen 2017-11-29 18:25 ` Lorenzo Pieralisi 2017-11-30 10:06 ` Lorenzo Pieralisi 2017-11-23 15:01 ` [PATCH 4/5] dt-bindings: PCI: cadence: Add DT bindings for Cadence PCIe endpoint controller Cyrille Pitchen 2017-11-26 19:33 ` Rob Herring 2017-11-23 15:01 ` [PATCH 5/5] PCI: cadence: add EndPoint Controller driver for Cadence PCIe controller Cyrille Pitchen 2017-12-01 12:20 ` Lorenzo Pieralisi 2017-12-04 14:56 ` Cyrille Pitchen 2017-12-05 9:19 ` Kishon Vijay Abraham I 2017-12-05 9:19 ` Kishon Vijay Abraham I 2017-12-07 10:05 ` Philippe Ombredanne 2017-12-07 10:05 ` Philippe Ombredanne 2017-12-13 16:03 ` Cyrille Pitchen 2017-12-13 16:03 ` Cyrille Pitchen 2017-12-13 16:03 ` Cyrille Pitchen 2017-12-13 16:50 ` Cyrille Pitchen 2017-12-13 16:50 ` Cyrille Pitchen 2017-12-14 17:03 ` Cyrille Pitchen 2017-12-15 5:49 ` Kishon Vijay Abraham I 2017-12-15 5:49 ` Kishon Vijay Abraham I 2017-12-15 11:49 ` Cyrille Pitchen 2017-12-15 11:49 ` Cyrille Pitchen 2017-11-28 15:50 ` [PATCH 0/5] PCI: Add support to the " Lorenzo Pieralisi 2017-11-30 7:13 ` Kishon Vijay Abraham I [this message] 2017-11-30 7:13 ` Kishon Vijay Abraham I 2017-11-30 18:18 ` Lorenzo Pieralisi 2017-11-30 18:45 ` Cyrille Pitchen 2017-11-30 20:05 ` Cyrille Pitchen 2017-11-30 20:05 ` Cyrille Pitchen 2017-11-30 23:05 ` Bjorn Helgaas
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=8c6c50fc-47a9-7b93-d826-1dba9c4d09c2@ti.com \ --to=kishon@ti.com \ --cc=adouglas@cadence.com \ --cc=bhelgaas@google.com \ --cc=cyrille.pitchen@free-electrons.com \ --cc=devicetree@vger.kernel.org \ --cc=dgary@cadence.com \ --cc=eandrews@cadence.com \ --cc=kgopi@cadence.com \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-pci@vger.kernel.org \ --cc=lorenzo.pieralisi@arm.com \ --cc=nsekhar@ti.com \ --cc=robh@kernel.org \ --cc=stelford@cadence.com \ --cc=sureshp@cadence.com \ --cc=thomas.petazzoni@free-electrons.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.