All of lore.kernel.org
 help / color / mirror / Atom feed
From: Richard Henderson <richard.henderson@linaro.org>
To: Alistair Francis <alistair.francis@opensource.wdc.com>,
	qemu-devel@nongnu.org
Cc: alistair23@gmail.com, Alistair Francis <alistair.francis@wdc.com>
Subject: Re: [PULL 0/2] riscv-to-apply queue
Date: Wed, 17 Nov 2021 12:34:39 +0100	[thread overview]
Message-ID: <8e1fad3d-2a31-4326-e4a0-5052befd3d03@linaro.org> (raw)
In-Reply-To: <20211117092031.99019-1-alistair.francis@opensource.wdc.com>

On 11/17/21 10:20 AM, Alistair Francis wrote:
> From: Alistair Francis <alistair.francis@wdc.com>
> 
> The following changes since commit 8d5fcb1990bc64b62c0bc12121fe510940be5664:
> 
>    Merge tag 'python-pull-request' of https://gitlab.com/jsnow/qemu into staging (2021-11-17 07:41:08 +0100)
> 
> are available in the Git repository at:
> 
>    git@github.com:alistair23/qemu.git tags/pull-riscv-to-apply-20211117-1
> 
> for you to fetch changes up to c94c239496256f1f1cb589825d052c2f3e26ebf6:
> 
>    meson.build: Merge riscv32 and riscv64 cpu family (2021-11-17 19:18:22 +1000)
> 
> ----------------------------------------------------------------
> Sixth RISC-V PR for QEMU 6.2
> 
>   - Fix build for riscv hosts
>   - Soft code alphabetically
> 
> ----------------------------------------------------------------
> Bin Meng (1):
>        target/riscv: machine: Sort the .subsections
> 
> Richard Henderson (1):
>        meson.build: Merge riscv32 and riscv64 cpu family
> 
>   meson.build            |  6 ++++
>   target/riscv/machine.c | 92 +++++++++++++++++++++++++-------------------------
>   2 files changed, 52 insertions(+), 46 deletions(-)
> 

Applied, thanks.


r~


  parent reply	other threads:[~2021-11-17 11:36 UTC|newest]

Thread overview: 16+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-11-17  9:20 [PULL 0/2] riscv-to-apply queue Alistair Francis
2021-11-17  9:20 ` [PULL 1/2] target/riscv: machine: Sort the .subsections Alistair Francis
2021-11-17  9:20 ` [PULL 2/2] meson.build: Merge riscv32 and riscv64 cpu family Alistair Francis
2021-11-17 11:34 ` Richard Henderson [this message]
  -- strict thread matches above, loose matches on Subject: below --
2023-08-11 18:24 [PULL 0/2] riscv-to-apply queue Alistair Francis
2023-08-12  1:16 ` Richard Henderson
2023-03-14  6:38 Alistair Francis
2023-03-14 19:21 ` Peter Maydell
2022-07-28  0:59 Alistair Francis
2022-07-28 18:27 ` Richard Henderson
2022-03-31 23:44 Alistair Francis
2022-04-01 16:16 ` Peter Maydell
2021-11-22  6:52 Alistair Francis
2021-11-22  9:32 ` Richard Henderson
2020-11-14  5:45 Alistair Francis
2020-11-14 15:25 ` Peter Maydell

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=8e1fad3d-2a31-4326-e4a0-5052befd3d03@linaro.org \
    --to=richard.henderson@linaro.org \
    --cc=alistair.francis@opensource.wdc.com \
    --cc=alistair.francis@wdc.com \
    --cc=alistair23@gmail.com \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.