All of lore.kernel.org
 help / color / mirror / Atom feed
From: Alexandre Torgue <alexandre.torgue@st.com>
To: Benjamin Gaignard <benjamin.gaignard@linaro.org>,
	<robh+dt@kernel.org>, <mark.rutland@arm.com>,
	<mcoquelin.stm32@gmail.com>, <devicetree@vger.kernel.org>,
	<linux-arm-kernel@lists.infradead.org>,
	<linux-kernel@vger.kernel.org>
Subject: Re: [PATCH 1/2] arm: dts: stm32: add cec for stm32f7 familly
Date: Wed, 26 Jul 2017 18:23:01 +0200	[thread overview]
Message-ID: <99b4336f-f274-f88b-6f52-8603d4057fb2@st.com> (raw)
In-Reply-To: <1500367869-566-1-git-send-email-benjamin.gaignard@linaro.org>

Hi Benjamin,

On 07/18/2017 10:51 AM, Benjamin Gaignard wrote:
> add cec in devicetree for stm32f7 familly
> 
> version 1.1:
> - with correct slew rate
> 
> Signed-off-by: Benjamin Gaignard <benjamin.gaignard@linaro.org>
> ---
>   arch/arm/boot/dts/stm32f746.dtsi | 18 ++++++++++++++++++
>   1 file changed, 18 insertions(+)
> 
> diff --git a/arch/arm/boot/dts/stm32f746.dtsi b/arch/arm/boot/dts/stm32f746.dtsi
> index 0c3dd1f..770e474 100644
> --- a/arch/arm/boot/dts/stm32f746.dtsi
> +++ b/arch/arm/boot/dts/stm32f746.dtsi
> @@ -167,6 +167,15 @@
>   			status = "disabled";
>   		};
>   
> +		cec: cec@40006c00 {
> +			compatible = "st,stm32-cec";
> +			reg = <0x40006C00 0x400>;
> +			interrupts = <94>;
> +			clocks = <&rcc 0 STM32F7_APB1_CLOCK(CEC)>, <&rcc 1 CLK_HDMI_CEC>;
> +			clock-names = "cec", "hdmi-cec";
> +			status = "disabled";
> +		};
> +
>   		usart7: serial@40007800 {
>   			compatible = "st,stm32f7-usart", "st,stm32f7-uart";
>   			reg = <0x40007800 0x400>;
> @@ -339,6 +348,15 @@
>   				st,bank-name = "GPIOK";
>   			};
>   
> +			cec_pins_a: cec@0 {
> +				pins {
> +					pinmux = <STM32F746_PA15_FUNC_HDMI_CEC>;
> +					slew-rate = <0>;
> +					drive-open-drain;
> +					bias-disable;
> +				};
> +			};
> +
>   			usart1_pins_a: usart1@0 {
>   				pins1 {
>   					pinmux = <STM32F746_PA9_FUNC_USART1_TX>;
> 

After minor changes, applied on stm32-dt-for-v4.14 branch.

Thanks
Alex

WARNING: multiple messages have this Message-ID (diff)
From: Alexandre Torgue <alexandre.torgue-qxv4g6HH51o@public.gmane.org>
To: Benjamin Gaignard
	<benjamin.gaignard-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>,
	robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org,
	mark.rutland-5wv7dgnIgG8@public.gmane.org,
	mcoquelin.stm32-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org,
	devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
	linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org,
	linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
Subject: Re: [PATCH 1/2] arm: dts: stm32: add cec for stm32f7 familly
Date: Wed, 26 Jul 2017 18:23:01 +0200	[thread overview]
Message-ID: <99b4336f-f274-f88b-6f52-8603d4057fb2@st.com> (raw)
In-Reply-To: <1500367869-566-1-git-send-email-benjamin.gaignard-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>

Hi Benjamin,

On 07/18/2017 10:51 AM, Benjamin Gaignard wrote:
> add cec in devicetree for stm32f7 familly
> 
> version 1.1:
> - with correct slew rate
> 
> Signed-off-by: Benjamin Gaignard <benjamin.gaignard-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
> ---
>   arch/arm/boot/dts/stm32f746.dtsi | 18 ++++++++++++++++++
>   1 file changed, 18 insertions(+)
> 
> diff --git a/arch/arm/boot/dts/stm32f746.dtsi b/arch/arm/boot/dts/stm32f746.dtsi
> index 0c3dd1f..770e474 100644
> --- a/arch/arm/boot/dts/stm32f746.dtsi
> +++ b/arch/arm/boot/dts/stm32f746.dtsi
> @@ -167,6 +167,15 @@
>   			status = "disabled";
>   		};
>   
> +		cec: cec@40006c00 {
> +			compatible = "st,stm32-cec";
> +			reg = <0x40006C00 0x400>;
> +			interrupts = <94>;
> +			clocks = <&rcc 0 STM32F7_APB1_CLOCK(CEC)>, <&rcc 1 CLK_HDMI_CEC>;
> +			clock-names = "cec", "hdmi-cec";
> +			status = "disabled";
> +		};
> +
>   		usart7: serial@40007800 {
>   			compatible = "st,stm32f7-usart", "st,stm32f7-uart";
>   			reg = <0x40007800 0x400>;
> @@ -339,6 +348,15 @@
>   				st,bank-name = "GPIOK";
>   			};
>   
> +			cec_pins_a: cec@0 {
> +				pins {
> +					pinmux = <STM32F746_PA15_FUNC_HDMI_CEC>;
> +					slew-rate = <0>;
> +					drive-open-drain;
> +					bias-disable;
> +				};
> +			};
> +
>   			usart1_pins_a: usart1@0 {
>   				pins1 {
>   					pinmux = <STM32F746_PA9_FUNC_USART1_TX>;
> 

After minor changes, applied on stm32-dt-for-v4.14 branch.

Thanks
Alex
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

WARNING: multiple messages have this Message-ID (diff)
From: alexandre.torgue@st.com (Alexandre Torgue)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 1/2] arm: dts: stm32: add cec for stm32f7 familly
Date: Wed, 26 Jul 2017 18:23:01 +0200	[thread overview]
Message-ID: <99b4336f-f274-f88b-6f52-8603d4057fb2@st.com> (raw)
In-Reply-To: <1500367869-566-1-git-send-email-benjamin.gaignard@linaro.org>

Hi Benjamin,

On 07/18/2017 10:51 AM, Benjamin Gaignard wrote:
> add cec in devicetree for stm32f7 familly
> 
> version 1.1:
> - with correct slew rate
> 
> Signed-off-by: Benjamin Gaignard <benjamin.gaignard@linaro.org>
> ---
>   arch/arm/boot/dts/stm32f746.dtsi | 18 ++++++++++++++++++
>   1 file changed, 18 insertions(+)
> 
> diff --git a/arch/arm/boot/dts/stm32f746.dtsi b/arch/arm/boot/dts/stm32f746.dtsi
> index 0c3dd1f..770e474 100644
> --- a/arch/arm/boot/dts/stm32f746.dtsi
> +++ b/arch/arm/boot/dts/stm32f746.dtsi
> @@ -167,6 +167,15 @@
>   			status = "disabled";
>   		};
>   
> +		cec: cec at 40006c00 {
> +			compatible = "st,stm32-cec";
> +			reg = <0x40006C00 0x400>;
> +			interrupts = <94>;
> +			clocks = <&rcc 0 STM32F7_APB1_CLOCK(CEC)>, <&rcc 1 CLK_HDMI_CEC>;
> +			clock-names = "cec", "hdmi-cec";
> +			status = "disabled";
> +		};
> +
>   		usart7: serial at 40007800 {
>   			compatible = "st,stm32f7-usart", "st,stm32f7-uart";
>   			reg = <0x40007800 0x400>;
> @@ -339,6 +348,15 @@
>   				st,bank-name = "GPIOK";
>   			};
>   
> +			cec_pins_a: cec at 0 {
> +				pins {
> +					pinmux = <STM32F746_PA15_FUNC_HDMI_CEC>;
> +					slew-rate = <0>;
> +					drive-open-drain;
> +					bias-disable;
> +				};
> +			};
> +
>   			usart1_pins_a: usart1 at 0 {
>   				pins1 {
>   					pinmux = <STM32F746_PA9_FUNC_USART1_TX>;
> 

After minor changes, applied on stm32-dt-for-v4.14 branch.

Thanks
Alex

  reply	other threads:[~2017-07-26 16:23 UTC|newest]

Thread overview: 9+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-07-18  8:51 [PATCH 1/2] arm: dts: stm32: add cec for stm32f7 familly Benjamin Gaignard
2017-07-18  8:51 ` Benjamin Gaignard
2017-07-18  8:51 ` Benjamin Gaignard
2017-07-26 16:23 ` Alexandre Torgue [this message]
2017-07-26 16:23   ` Alexandre Torgue
2017-07-26 16:23   ` Alexandre Torgue
  -- strict thread matches above, loose matches on Subject: below --
2017-07-18  8:22 Benjamin Gaignard
2017-07-18  8:22 ` Benjamin Gaignard
2017-07-18  8:22 ` Benjamin Gaignard

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=99b4336f-f274-f88b-6f52-8603d4057fb2@st.com \
    --to=alexandre.torgue@st.com \
    --cc=benjamin.gaignard@linaro.org \
    --cc=devicetree@vger.kernel.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=mark.rutland@arm.com \
    --cc=mcoquelin.stm32@gmail.com \
    --cc=robh+dt@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.