* [PATCH] ARM: zynq: Align bss and end of u-boot image to 64bits
@ 2022-08-31 9:28 Michal Simek
2022-09-06 7:27 ` Michal Simek
0 siblings, 1 reply; 2+ messages in thread
From: Michal Simek @ 2022-08-31 9:28 UTC (permalink / raw)
To: u-boot, git
The main reason is that DT memory reserved code is expecting DT to be 64bit
aligned. For more information take a look at commit 5bd5ee02b23b ("xilinx:
zynqmp: Check that DT is 64bit aligned").
Signed-off-by: Michal Simek <michal.simek@amd.com>
---
arch/arm/mach-zynq/u-boot.lds | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/arch/arm/mach-zynq/u-boot.lds b/arch/arm/mach-zynq/u-boot.lds
index a5169fd9150e..3b7c9d515f8b 100644
--- a/arch/arm/mach-zynq/u-boot.lds
+++ b/arch/arm/mach-zynq/u-boot.lds
@@ -75,7 +75,7 @@ SECTIONS
*(.__efi_runtime_rel_stop)
}
- . = ALIGN(4);
+ . = ALIGN(8);
.image_copy_end :
{
*(.__image_copy_end)
@@ -114,7 +114,7 @@ SECTIONS
.bss __bss_base (OVERLAY) : {
*(.bss*)
- . = ALIGN(4);
+ . = ALIGN(8);
__bss_limit = .;
}
--
2.36.1
^ permalink raw reply related [flat|nested] 2+ messages in thread
* Re: [PATCH] ARM: zynq: Align bss and end of u-boot image to 64bits
2022-08-31 9:28 [PATCH] ARM: zynq: Align bss and end of u-boot image to 64bits Michal Simek
@ 2022-09-06 7:27 ` Michal Simek
0 siblings, 0 replies; 2+ messages in thread
From: Michal Simek @ 2022-09-06 7:27 UTC (permalink / raw)
To: Michal Simek; +Cc: u-boot, git
st 31. 8. 2022 v 11:29 odesílatel Michal Simek <michal.simek@amd.com> napsal:
>
> The main reason is that DT memory reserved code is expecting DT to be 64bit
> aligned. For more information take a look at commit 5bd5ee02b23b ("xilinx:
> zynqmp: Check that DT is 64bit aligned").
>
> Signed-off-by: Michal Simek <michal.simek@amd.com>
> ---
>
> arch/arm/mach-zynq/u-boot.lds | 4 ++--
> 1 file changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/arch/arm/mach-zynq/u-boot.lds b/arch/arm/mach-zynq/u-boot.lds
> index a5169fd9150e..3b7c9d515f8b 100644
> --- a/arch/arm/mach-zynq/u-boot.lds
> +++ b/arch/arm/mach-zynq/u-boot.lds
> @@ -75,7 +75,7 @@ SECTIONS
> *(.__efi_runtime_rel_stop)
> }
>
> - . = ALIGN(4);
> + . = ALIGN(8);
> .image_copy_end :
> {
> *(.__image_copy_end)
> @@ -114,7 +114,7 @@ SECTIONS
>
> .bss __bss_base (OVERLAY) : {
> *(.bss*)
> - . = ALIGN(4);
> + . = ALIGN(8);
> __bss_limit = .;
> }
>
> --
> 2.36.1
>
Applied.
M
--
Michal Simek, Ing. (M.Eng), OpenPGP -> KeyID: FE3D1F91
w: www.monstr.eu p: +42-0-721842854
Maintainer of Linux kernel - Xilinx Microblaze
Maintainer of Linux kernel - Xilinx Zynq ARM and ZynqMP ARM64 SoCs
U-Boot custodian - Xilinx Microblaze/Zynq/ZynqMP/Versal SoCs
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2022-09-06 7:28 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-08-31 9:28 [PATCH] ARM: zynq: Align bss and end of u-boot image to 64bits Michal Simek
2022-09-06 7:27 ` Michal Simek
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.