* No disassembly of RISC-V RVV instructions?
@ 2022-05-17 1:31 Robert Bu
0 siblings, 0 replies; only message in thread
From: Robert Bu @ 2022-05-17 1:31 UTC (permalink / raw)
To: qemu-riscv
Hi,
It seems that there's no support of disassembly of RVV instructions. If I turn on "-d in_asm", I simply get "illegal" for any RVV instructions.
Checked disas/riscv.c, no RVV instructions' support is found. Do I miss anything?
Thanks
Robert
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2022-05-17 5:28 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-05-17 1:31 No disassembly of RISC-V RVV instructions? Robert Bu
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.