All of lore.kernel.org
 help / color / mirror / Atom feed
* Can legacy vga memory base address be defined different with architectures
@ 2022-06-28  6:42 maobibo
  2022-06-28  8:21 ` Richard Henderson
  0 siblings, 1 reply; 3+ messages in thread
From: maobibo @ 2022-06-28  6:42 UTC (permalink / raw)
  To: f4bug; +Cc: qemu-devel

Hi Philippe,

    In file include/hw/pci/pci.h, the macro QEMU_PCI_VGA_MEM_BASE is defined as 0xa0000, which represents legacy VGA memory base address. I want to know whether it should be the same for all architectures, or does this vga mmio space exist on arm64/riscv physical machines with pci host bridges?

    I ask this question because it collapses with low ddr memory space on Loongarch, we want to low addr memory space is continuous.

regards
bibo, mao 



^ permalink raw reply	[flat|nested] 3+ messages in thread

* Re: Can legacy vga memory base address be defined different with architectures
  2022-06-28  6:42 Can legacy vga memory base address be defined different with architectures maobibo
@ 2022-06-28  8:21 ` Richard Henderson
  2022-06-28 10:06   ` maobibo
  0 siblings, 1 reply; 3+ messages in thread
From: Richard Henderson @ 2022-06-28  8:21 UTC (permalink / raw)
  To: maobibo, f4bug; +Cc: qemu-devel

On 6/28/22 12:12, maobibo wrote:
> Hi Philippe,
> 
>      In file include/hw/pci/pci.h, the macro QEMU_PCI_VGA_MEM_BASE is defined as 0xa0000, which represents legacy VGA memory base address. I want to know whether it should be the same for all architectures, or does this vga mmio space exist on arm64/riscv physical machines with pci host bridges?

This is x86 only.


r~


^ permalink raw reply	[flat|nested] 3+ messages in thread

* Re: Can legacy vga memory base address be defined different with architectures
  2022-06-28  8:21 ` Richard Henderson
@ 2022-06-28 10:06   ` maobibo
  0 siblings, 0 replies; 3+ messages in thread
From: maobibo @ 2022-06-28 10:06 UTC (permalink / raw)
  To: Richard Henderson, f4bug; +Cc: qemu-devel



在 2022/6/28 16:21, Richard Henderson 写道:
> On 6/28/22 12:12, maobibo wrote:
>> Hi Philippe,
>>
>>      In file include/hw/pci/pci.h, the macro QEMU_PCI_VGA_MEM_BASE is defined as 0xa0000, which represents legacy VGA memory base address. I want to know whether it should be the same for all architectures, or does this vga mmio space exist on arm64/riscv physical machines with pci host bridges?
> 
> This is x86 only.

I see. On aarch64 virt platform, "virtio-gpu-pci" video card is used rather than "virtio-vga", there is no such legacy pci vga memory space with "virtio-gpu-pci" video card. I will check code, and thanks for your explanation. 

regards
bibo, mao 
> 
> 
> r~



^ permalink raw reply	[flat|nested] 3+ messages in thread

end of thread, other threads:[~2022-06-28 10:14 UTC | newest]

Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-06-28  6:42 Can legacy vga memory base address be defined different with architectures maobibo
2022-06-28  8:21 ` Richard Henderson
2022-06-28 10:06   ` maobibo

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.