All of lore.kernel.org
 help / color / mirror / Atom feed
From: Aleksandar Markovic <amarkovic@wavecomp.com>
To: Aleksandar Markovic <aleksandar.markovic@rt-rk.com>,
	"qemu-devel@nongnu.org" <qemu-devel@nongnu.org>
Cc: "aurelien@aurel32.net" <aurelien@aurel32.net>,
	"richard.henderson@linaro.org" <richard.henderson@linaro.org>,
	"jancraig@amazon.com" <jancraig@amazon.com>,
	Stefan Markovic <smarkovic@wavecomp.com>,
	Petar Jovanovic <pjovanovic@wavecomp.com>
Subject: Re: [Qemu-devel] [PATCH v5 05/14] target/mips: Add bit encoding for MXU add/subtract patterns 'aptn2'
Date: Fri, 19 Oct 2018 17:12:05 +0000	[thread overview]
Message-ID: <BN6PR2201MB1251E2C9DB7A33A53B49965EC6F90@BN6PR2201MB1251.namprd22.prod.outlook.com> (raw)
In-Reply-To: <1539966828-20947-6-git-send-email-aleksandar.markovic@rt-rk.com>


> From: Aleksandar Markovic <> aleksandar.markovic@rt-rk.com>
> Sent: Friday, October 19, 2018 6:33 PM
> Subject: [PATCH v5 05/14] target/mips: > Add bit encoding for MXU add/subtract > patterns 'aptn2'
> 
> From: Craig Janeczek <> jancraig@amazon.com>
> 
> Add bit encoding for MXU add/subtract patterns 'aptn2'.
> 

'eptn2' is very similar to 'aptn2', but we need a similar patch for 'eptn2' too.

This is needed so that we are as close to the documentation as possible.

'aptn1' and 'strd2', in my opinion, do not need any preprocessor definition, since they can be only 0 and 1, and 0, 1, 2 respectively... What do you think, Craig?

Thanks,
Aleksandar

> Signed-off-by: Craig Janeczek <> jancraig@amazon.com>
> Signed-off-by: Aleksandar Markovic <> amarkovic@wavecomp.com>
> ---
>  target/mips/translate.c | 7 +++++++
>  1 file changed, 7 insertions(+)
> 
> diff --git a/target/mips/translate.c b/> target/mips/translate.c
> index 5f8dcc9..f465635 100644
> --- a/target/mips/translate.c
> +++ b/target/mips/translate.c
> @@ -23311,6 +23311,13 @@ static void > decode_opc_special(CPUMIPSState *env, > DisasContext *ctx)
>      }
>  }
> 
> +/* MXU add/subtract patterns 'aptn2' */
> +#define MXU_APTN2_AA    0
> +#define MXU_APTN2_AS    1
> +#define MXU_APTN2_SA    2
> +#define MXU_APTN2_SS    3
> +
> +
>  /*
>   *
>   * Decode MXU pool00
> --
> 2.7.4
> 

  reply	other threads:[~2018-10-19 17:12 UTC|newest]

Thread overview: 17+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-10-19 16:33 [Qemu-devel] [PATCH v5 00/14] Add limited MXU instruction support Aleksandar Markovic
2018-10-19 16:33 ` [Qemu-devel] [PATCH v5 01/14] target/mips: Introduce MXU registers Aleksandar Markovic
2018-10-19 16:33 ` [Qemu-devel] [PATCH v5 02/14] target/mips: Define a bit for MXU in insn_flags Aleksandar Markovic
2018-10-19 16:33 ` [Qemu-devel] [PATCH v5 03/14] target/mips: Add and integrate MXU decoding engine placeholder Aleksandar Markovic
2018-10-19 16:33 ` [Qemu-devel] [PATCH v5 04/14] target/mips: Add MXU decoding engine Aleksandar Markovic
2018-10-19 16:33 ` [Qemu-devel] [PATCH v5 05/14] target/mips: Add bit encoding for MXU add/subtract patterns 'aptn2' Aleksandar Markovic
2018-10-19 17:12   ` Aleksandar Markovic [this message]
2018-10-19 16:33 ` [Qemu-devel] [PATCH v5 06/14] target/mips: Add bit encoding for MXU operand getting patterns 'optn2' Aleksandar Markovic
2018-10-19 16:33 ` [Qemu-devel] [PATCH v5 07/14] target/mips: Add bit encoding for MXU operand getting patterns 'optn3' Aleksandar Markovic
2018-10-19 16:33 ` [Qemu-devel] [PATCH v5 08/14] target/mips: Add emulation of non-MXU MULL within MXU decoding engine Aleksandar Markovic
2018-10-19 16:33 ` [Qemu-devel] [PATCH v5 09/14] target/mips: Add emulation of MXU instructions S32I2M and S32M2I Aleksandar Markovic
2018-10-19 16:33 ` [Qemu-devel] [PATCH v5 10/14] target/mips: Add emulation of MXU instruction S8LDD Aleksandar Markovic
2018-10-19 17:15   ` Aleksandar Markovic
2018-10-19 16:33 ` [Qemu-devel] [PATCH v5 11/14] target/mips: Add emulation of MXU instruction D16MUL Aleksandar Markovic
2018-10-19 16:33 ` [Qemu-devel] [PATCH v5 12/14] target/mips: Add emulation of MXU instruction D16MAC Aleksandar Markovic
2018-10-19 16:33 ` [Qemu-devel] [PATCH v5 13/14] target/mips: Add emulation of MXU instructions Q8MUL and Q8MULSU Aleksandar Markovic
2018-10-19 16:33 ` [Qemu-devel] [PATCH v5 14/14] target/mips: Add emulation of MXU instructions S32LDD and S32LDDR Aleksandar Markovic

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=BN6PR2201MB1251E2C9DB7A33A53B49965EC6F90@BN6PR2201MB1251.namprd22.prod.outlook.com \
    --to=amarkovic@wavecomp.com \
    --cc=aleksandar.markovic@rt-rk.com \
    --cc=aurelien@aurel32.net \
    --cc=jancraig@amazon.com \
    --cc=pjovanovic@wavecomp.com \
    --cc=qemu-devel@nongnu.org \
    --cc=richard.henderson@linaro.org \
    --cc=smarkovic@wavecomp.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.