From: "Lad, Prabhakar" <prabhakar.csengg@gmail.com>
To: Conor Dooley <conor.dooley@microchip.com>
Cc: Geert Uytterhoeven <geert+renesas@glider.be>,
Paul Walmsley <paul.walmsley@sifive.com>,
Palmer Dabbelt <palmer@dabbelt.com>,
Albert Ou <aou@eecs.berkeley.edu>,
Magnus Damm <magnus.damm@gmail.com>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Rob Herring <robh+dt@kernel.org>,
linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org,
Biju Das <biju.das.jz@bp.renesas.com>,
Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Subject: Re: [PATCH 0/3] RZ/Five: Enable ADC/CANFD/I2C/OPP/Thermal Zones/TSU
Date: Tue, 15 Nov 2022 18:21:14 +0000 [thread overview]
Message-ID: <CA+V-a8vL5r-xMeCiYRax-dM2Uo0ghgzRiyY99nNn089CjJwoBg@mail.gmail.com> (raw)
In-Reply-To: <Y3OgSAnst0qt5WSk@wendy>
Hi Conor,
Thank you for the review.
On Tue, Nov 15, 2022 at 2:21 PM Conor Dooley <conor.dooley@microchip.com> wrote:
>
> On Tue, Nov 15, 2022 at 10:51:32AM +0000, Prabhakar wrote:
> > From: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
> >
> > Hi All,
> >
> > This patch series aims to enable support for below blocks
> > on RZ/Five SoC/SMARC EVK:
> > - ADC
> > - CANFD
> > - I2C
> > - OPP
> > - Thermal Zones
> > - TSU
> >
> > Note, patches apply on top of [0].
> >
> > [0] https://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git/log/?h=renesas-riscv-dt-for-v6.2
> >
> > Cheers,
> > Prabhakar
> >
> > Lad Prabhakar (3):
> > riscv: Kconfig: Enable cpufreq kconfig menu
> > riscv: dts: renesas: r9a07g043f/rzfive-smarc-som: Enable
> > ADC/OPP/Thermal Zones/TSU
> > riscv: dts: renesas: rzfive-smarc: Enable CANFD/I2C
>
> I know ~nothing about your SoC so idk if the values are correct, but I
> did give it a go earlier to see if it did anything warning wise. Seeing
> that it didn't cause any I am curious - how come these didn't land in
> the original dts? Just waiting for driver stuff to land to support it?
>
I wanted bare minimal stuff in the initial patchset.
> Anyway, no new warnings which is what I care about - I suppose that
> makes it an acked-by?
> Acked-by: Conor Dooley <conor.dooley@microchip.com>
> Can include that tag if you like. Either way, nice to see some of the
> /delete-node/s etc being removed.
>
Thanks, Geert should pick the tag while picking the DTS/I patches.
For the Kconfig patch it needs to go via the RISCV tree or can that be
picked by Geert too with the rest of the other patches?
Cheers,
Prabhakar
WARNING: multiple messages have this Message-ID (diff)
From: "Lad, Prabhakar" <prabhakar.csengg@gmail.com>
To: Conor Dooley <conor.dooley@microchip.com>
Cc: Geert Uytterhoeven <geert+renesas@glider.be>,
Paul Walmsley <paul.walmsley@sifive.com>,
Palmer Dabbelt <palmer@dabbelt.com>,
Albert Ou <aou@eecs.berkeley.edu>,
Magnus Damm <magnus.damm@gmail.com>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Rob Herring <robh+dt@kernel.org>,
linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org,
Biju Das <biju.das.jz@bp.renesas.com>,
Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Subject: Re: [PATCH 0/3] RZ/Five: Enable ADC/CANFD/I2C/OPP/Thermal Zones/TSU
Date: Tue, 15 Nov 2022 18:21:14 +0000 [thread overview]
Message-ID: <CA+V-a8vL5r-xMeCiYRax-dM2Uo0ghgzRiyY99nNn089CjJwoBg@mail.gmail.com> (raw)
In-Reply-To: <Y3OgSAnst0qt5WSk@wendy>
Hi Conor,
Thank you for the review.
On Tue, Nov 15, 2022 at 2:21 PM Conor Dooley <conor.dooley@microchip.com> wrote:
>
> On Tue, Nov 15, 2022 at 10:51:32AM +0000, Prabhakar wrote:
> > From: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
> >
> > Hi All,
> >
> > This patch series aims to enable support for below blocks
> > on RZ/Five SoC/SMARC EVK:
> > - ADC
> > - CANFD
> > - I2C
> > - OPP
> > - Thermal Zones
> > - TSU
> >
> > Note, patches apply on top of [0].
> >
> > [0] https://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git/log/?h=renesas-riscv-dt-for-v6.2
> >
> > Cheers,
> > Prabhakar
> >
> > Lad Prabhakar (3):
> > riscv: Kconfig: Enable cpufreq kconfig menu
> > riscv: dts: renesas: r9a07g043f/rzfive-smarc-som: Enable
> > ADC/OPP/Thermal Zones/TSU
> > riscv: dts: renesas: rzfive-smarc: Enable CANFD/I2C
>
> I know ~nothing about your SoC so idk if the values are correct, but I
> did give it a go earlier to see if it did anything warning wise. Seeing
> that it didn't cause any I am curious - how come these didn't land in
> the original dts? Just waiting for driver stuff to land to support it?
>
I wanted bare minimal stuff in the initial patchset.
> Anyway, no new warnings which is what I care about - I suppose that
> makes it an acked-by?
> Acked-by: Conor Dooley <conor.dooley@microchip.com>
> Can include that tag if you like. Either way, nice to see some of the
> /delete-node/s etc being removed.
>
Thanks, Geert should pick the tag while picking the DTS/I patches.
For the Kconfig patch it needs to go via the RISCV tree or can that be
picked by Geert too with the rest of the other patches?
Cheers,
Prabhakar
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2022-11-15 18:21 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-11-15 10:51 [PATCH 0/3] RZ/Five: Enable ADC/CANFD/I2C/OPP/Thermal Zones/TSU Prabhakar
2022-11-15 10:51 ` Prabhakar
2022-11-15 10:51 ` [PATCH 1/3] riscv: Kconfig: Enable cpufreq kconfig menu Prabhakar
2022-11-15 10:51 ` Prabhakar
2022-11-15 10:59 ` Conor Dooley
2022-11-15 10:59 ` Conor Dooley
2022-11-15 10:51 ` [PATCH 2/3] riscv: dts: renesas: r9a07g043f/rzfive-smarc-som: Enable ADC/OPP/Thermal Zones/TSU Prabhakar
2022-11-15 10:51 ` Prabhakar
2022-11-16 9:03 ` Geert Uytterhoeven
2022-11-16 9:03 ` Geert Uytterhoeven
2022-11-16 9:06 ` Geert Uytterhoeven
2022-11-16 9:06 ` Geert Uytterhoeven
2022-11-15 10:51 ` [PATCH 3/3] riscv: dts: renesas: rzfive-smarc: Enable CANFD/I2C Prabhakar
2022-11-15 10:51 ` Prabhakar
2022-11-16 9:08 ` Geert Uytterhoeven
2022-11-16 9:08 ` Geert Uytterhoeven
2022-11-15 14:20 ` [PATCH 0/3] RZ/Five: Enable ADC/CANFD/I2C/OPP/Thermal Zones/TSU Conor Dooley
2022-11-15 14:20 ` Conor Dooley
2022-11-15 18:21 ` Lad, Prabhakar [this message]
2022-11-15 18:21 ` Lad, Prabhakar
2022-11-16 9:26 ` Geert Uytterhoeven
2022-11-16 9:26 ` Geert Uytterhoeven
2022-11-17 22:00 ` patchwork-bot+linux-riscv
2022-11-17 22:00 ` patchwork-bot+linux-riscv
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CA+V-a8vL5r-xMeCiYRax-dM2Uo0ghgzRiyY99nNn089CjJwoBg@mail.gmail.com \
--to=prabhakar.csengg@gmail.com \
--cc=aou@eecs.berkeley.edu \
--cc=biju.das.jz@bp.renesas.com \
--cc=conor.dooley@microchip.com \
--cc=devicetree@vger.kernel.org \
--cc=geert+renesas@glider.be \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=magnus.damm@gmail.com \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.