All of lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH] riscv: Add configure cache entries for libidl
@ 2021-09-21 17:02 Khem Raj
  2021-09-21 18:16 ` [OE-core] " Ross Burton
  0 siblings, 1 reply; 4+ messages in thread
From: Khem Raj @ 2021-09-21 17:02 UTC (permalink / raw)
  To: openembedded-core; +Cc: Khem Raj

These were hidden in meta-networking

Signed-off-by: Khem Raj <raj.khem@gmail.com>
---
 meta/site/riscv32-linux | 3 +++
 meta/site/riscv64-linux | 3 +++
 2 files changed, 6 insertions(+)

diff --git a/meta/site/riscv32-linux b/meta/site/riscv32-linux
index 97de628e22..acc32fd03c 100644
--- a/meta/site/riscv32-linux
+++ b/meta/site/riscv32-linux
@@ -9,3 +9,6 @@ glib_cv_uscore=${glib_cv_uscore=no}
 
 # startup-notification
 lf_cv_sane_realloc=${lf_cv_sane_realloc=yes}
+
+# libidl
+libIDL_cv_long_long_format=${libIDL_cv_long_long_format=ll}
diff --git a/meta/site/riscv64-linux b/meta/site/riscv64-linux
index 38bc5f044d..cf78133ee0 100644
--- a/meta/site/riscv64-linux
+++ b/meta/site/riscv64-linux
@@ -9,3 +9,6 @@ glib_cv_uscore=${glib_cv_uscore=no}
 
 # startup-notification
 lf_cv_sane_realloc=${lf_cv_sane_realloc=yes}
+
+# libidl
+libIDL_cv_long_long_format=${libIDL_cv_long_long_format=ll}
-- 
2.33.0


^ permalink raw reply related	[flat|nested] 4+ messages in thread

* Re: [OE-core] [PATCH] riscv: Add configure cache entries for libidl
  2021-09-21 17:02 [PATCH] riscv: Add configure cache entries for libidl Khem Raj
@ 2021-09-21 18:16 ` Ross Burton
  2021-09-21 19:05   ` Khem Raj
  0 siblings, 1 reply; 4+ messages in thread
From: Ross Burton @ 2021-09-21 18:16 UTC (permalink / raw)
  To: Khem Raj; +Cc: OE-core

libidl was removed long ago, along with ORBit.  Can we just drop these entirely?

Ross

On Tue, 21 Sept 2021 at 18:02, Khem Raj <raj.khem@gmail.com> wrote:
>
> These were hidden in meta-networking
>
> Signed-off-by: Khem Raj <raj.khem@gmail.com>
> ---
>  meta/site/riscv32-linux | 3 +++
>  meta/site/riscv64-linux | 3 +++
>  2 files changed, 6 insertions(+)
>
> diff --git a/meta/site/riscv32-linux b/meta/site/riscv32-linux
> index 97de628e22..acc32fd03c 100644
> --- a/meta/site/riscv32-linux
> +++ b/meta/site/riscv32-linux
> @@ -9,3 +9,6 @@ glib_cv_uscore=${glib_cv_uscore=no}
>
>  # startup-notification
>  lf_cv_sane_realloc=${lf_cv_sane_realloc=yes}
> +
> +# libidl
> +libIDL_cv_long_long_format=${libIDL_cv_long_long_format=ll}
> diff --git a/meta/site/riscv64-linux b/meta/site/riscv64-linux
> index 38bc5f044d..cf78133ee0 100644
> --- a/meta/site/riscv64-linux
> +++ b/meta/site/riscv64-linux
> @@ -9,3 +9,6 @@ glib_cv_uscore=${glib_cv_uscore=no}
>
>  # startup-notification
>  lf_cv_sane_realloc=${lf_cv_sane_realloc=yes}
> +
> +# libidl
> +libIDL_cv_long_long_format=${libIDL_cv_long_long_format=ll}
> --
> 2.33.0
>
>
> 
>

^ permalink raw reply	[flat|nested] 4+ messages in thread

* Re: [OE-core] [PATCH] riscv: Add configure cache entries for libidl
  2021-09-21 18:16 ` [OE-core] " Ross Burton
@ 2021-09-21 19:05   ` Khem Raj
  2021-09-21 20:19     ` Khem Raj
  0 siblings, 1 reply; 4+ messages in thread
From: Khem Raj @ 2021-09-21 19:05 UTC (permalink / raw)
  To: Ross Burton; +Cc: OE-core

[-- Attachment #1: Type: text/plain, Size: 1439 bytes --]

On Tue, Sep 21, 2021 at 11:16 AM Ross Burton <ross@burtonini.com> wrote:

> libidl was removed long ago, along with ORBit.  Can we just drop these
> entirely?


Check layer index if it does not appear there then I am fine with dropping
it entirely

>
>
> Ross
>
> On Tue, 21 Sept 2021 at 18:02, Khem Raj <raj.khem@gmail.com> wrote:
> >
> > These were hidden in meta-networking
> >
> > Signed-off-by: Khem Raj <raj.khem@gmail.com>
> > ---
> >  meta/site/riscv32-linux | 3 +++
> >  meta/site/riscv64-linux | 3 +++
> >  2 files changed, 6 insertions(+)
> >
> > diff --git a/meta/site/riscv32-linux b/meta/site/riscv32-linux
> > index 97de628e22..acc32fd03c 100644
> > --- a/meta/site/riscv32-linux
> > +++ b/meta/site/riscv32-linux
> > @@ -9,3 +9,6 @@ glib_cv_uscore=${glib_cv_uscore=no}
> >
> >  # startup-notification
> >  lf_cv_sane_realloc=${lf_cv_sane_realloc=yes}
> > +
> > +# libidl
> > +libIDL_cv_long_long_format=${libIDL_cv_long_long_format=ll}
> > diff --git a/meta/site/riscv64-linux b/meta/site/riscv64-linux
> > index 38bc5f044d..cf78133ee0 100644
> > --- a/meta/site/riscv64-linux
> > +++ b/meta/site/riscv64-linux
> > @@ -9,3 +9,6 @@ glib_cv_uscore=${glib_cv_uscore=no}
> >
> >  # startup-notification
> >  lf_cv_sane_realloc=${lf_cv_sane_realloc=yes}
> > +
> > +# libidl
> > +libIDL_cv_long_long_format=${libIDL_cv_long_long_format=ll}
> > --
> > 2.33.0
> >
> >
> > 
> >
>

[-- Attachment #2: Type: text/html, Size: 2190 bytes --]

^ permalink raw reply	[flat|nested] 4+ messages in thread

* Re: [OE-core] [PATCH] riscv: Add configure cache entries for libidl
  2021-09-21 19:05   ` Khem Raj
@ 2021-09-21 20:19     ` Khem Raj
  0 siblings, 0 replies; 4+ messages in thread
From: Khem Raj @ 2021-09-21 20:19 UTC (permalink / raw)
  To: Ross Burton; +Cc: OE-core



On 9/21/21 12:05 PM, Khem Raj wrote:
> 
> 
> On Tue, Sep 21, 2021 at 11:16 AM Ross Burton <ross@burtonini.com 
> <mailto:ross@burtonini.com>> wrote:
> 
>     libidl was removed long ago, along with ORBit.  Can we just drop
>     these entirely?
> 
> 
> Check layer index if it does not appear there then I am fine with 
> dropping it entirely

I dont see this recipe on layer index so I think it should be safe to 
delete these cached vars. I will send a v2 to remove it from other site 
files too.

> 
> 
> 
>     Ross
> 
>     On Tue, 21 Sept 2021 at 18:02, Khem Raj <raj.khem@gmail.com
>     <mailto:raj.khem@gmail.com>> wrote:
>      >
>      > These were hidden in meta-networking
>      >
>      > Signed-off-by: Khem Raj <raj.khem@gmail.com
>     <mailto:raj.khem@gmail.com>>
>      > ---
>      >  meta/site/riscv32-linux | 3 +++
>      >  meta/site/riscv64-linux | 3 +++
>      >  2 files changed, 6 insertions(+)
>      >
>      > diff --git a/meta/site/riscv32-linux b/meta/site/riscv32-linux
>      > index 97de628e22..acc32fd03c 100644
>      > --- a/meta/site/riscv32-linux
>      > +++ b/meta/site/riscv32-linux
>      > @@ -9,3 +9,6 @@ glib_cv_uscore=${glib_cv_uscore=no}
>      >
>      >  # startup-notification
>      >  lf_cv_sane_realloc=${lf_cv_sane_realloc=yes}
>      > +
>      > +# libidl
>      > +libIDL_cv_long_long_format=${libIDL_cv_long_long_format=ll}
>      > diff --git a/meta/site/riscv64-linux b/meta/site/riscv64-linux
>      > index 38bc5f044d..cf78133ee0 100644
>      > --- a/meta/site/riscv64-linux
>      > +++ b/meta/site/riscv64-linux
>      > @@ -9,3 +9,6 @@ glib_cv_uscore=${glib_cv_uscore=no}
>      >
>      >  # startup-notification
>      >  lf_cv_sane_realloc=${lf_cv_sane_realloc=yes}
>      > +
>      > +# libidl
>      > +libIDL_cv_long_long_format=${libIDL_cv_long_long_format=ll}
>      > --
>      > 2.33.0
>      >
>      >
>      > 
>      >
> 

^ permalink raw reply	[flat|nested] 4+ messages in thread

end of thread, other threads:[~2021-09-21 20:19 UTC | newest]

Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2021-09-21 17:02 [PATCH] riscv: Add configure cache entries for libidl Khem Raj
2021-09-21 18:16 ` [OE-core] " Ross Burton
2021-09-21 19:05   ` Khem Raj
2021-09-21 20:19     ` Khem Raj

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.