All of lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH] intel/intel_chipset: Move IS_9XX below IS_GEN10.
@ 2017-06-30 21:28 Rodrigo Vivi
  2017-07-05 22:32 ` [Intel-gfx] " Rodrigo Vivi
  0 siblings, 1 reply; 2+ messages in thread
From: Rodrigo Vivi @ 2017-06-30 21:28 UTC (permalink / raw)
  To: dri-devel; +Cc: intel-gfx, Paulo Zanoni, Rodrigo Vivi

No functional change. Just organizing the code
so it gets clear for future platforms.

Paulo deserves credits becuase he was the one
that just noticed this IS_9XX was in the wrong position
after CNL patches got introduced.

Cc: Paulo Zanoni <paulo.r.zanoni@intel.com>
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
---
 intel/intel_chipset.h | 18 +++++++++---------
 1 file changed, 9 insertions(+), 9 deletions(-)

diff --git a/intel/intel_chipset.h b/intel/intel_chipset.h
index 770d21f..3ff59ad 100644
--- a/intel/intel_chipset.h
+++ b/intel/intel_chipset.h
@@ -499,15 +499,6 @@
 				 IS_GEMINILAKE(devid) || \
 				 IS_COFFEELAKE(devid))
 
-#define IS_9XX(dev)		(IS_GEN3(dev) || \
-				 IS_GEN4(dev) || \
-				 IS_GEN5(dev) || \
-				 IS_GEN6(dev) || \
-				 IS_GEN7(dev) || \
-				 IS_GEN8(dev) || \
-				 IS_GEN9(dev) || \
-				 IS_GEN10(dev))
-
 #define IS_CNL_Y(devid)		((devid) == PCI_CHIP_CANNONLAKE_Y_GT2_0 || \
 				 (devid) == PCI_CHIP_CANNONLAKE_Y_GT2_1 || \
 				 (devid) == PCI_CHIP_CANNONLAKE_Y_GT2_2 || \
@@ -525,4 +516,13 @@
 
 #define IS_GEN10(devid)		(IS_CANNONLAKE(devid))
 
+#define IS_9XX(dev)		(IS_GEN3(dev) || \
+				 IS_GEN4(dev) || \
+				 IS_GEN5(dev) || \
+				 IS_GEN6(dev) || \
+				 IS_GEN7(dev) || \
+				 IS_GEN8(dev) || \
+				 IS_GEN9(dev) || \
+				 IS_GEN10(dev))
+
 #endif /* _INTEL_CHIPSET_H */
-- 
1.9.1

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

^ permalink raw reply related	[flat|nested] 2+ messages in thread

* Re: [Intel-gfx] [PATCH] intel/intel_chipset: Move IS_9XX below IS_GEN10.
  2017-06-30 21:28 [PATCH] intel/intel_chipset: Move IS_9XX below IS_GEN10 Rodrigo Vivi
@ 2017-07-05 22:32 ` Rodrigo Vivi
  0 siblings, 0 replies; 2+ messages in thread
From: Rodrigo Vivi @ 2017-07-05 22:32 UTC (permalink / raw)
  To: Rodrigo Vivi; +Cc: intel-gfx, Paulo Zanoni, DRI mailing list

Patch pushed to libdrm master.

On Fri, Jun 30, 2017 at 2:28 PM, Rodrigo Vivi <rodrigo.vivi@intel.com> wrote:
> No functional change. Just organizing the code
> so it gets clear for future platforms.
>
> Paulo deserves credits becuase he was the one
> that just noticed this IS_9XX was in the wrong position
> after CNL patches got introduced.
>
> Cc: Paulo Zanoni <paulo.r.zanoni@intel.com>
> Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
> ---
>  intel/intel_chipset.h | 18 +++++++++---------
>  1 file changed, 9 insertions(+), 9 deletions(-)
>
> diff --git a/intel/intel_chipset.h b/intel/intel_chipset.h
> index 770d21f..3ff59ad 100644
> --- a/intel/intel_chipset.h
> +++ b/intel/intel_chipset.h
> @@ -499,15 +499,6 @@
>                                  IS_GEMINILAKE(devid) || \
>                                  IS_COFFEELAKE(devid))
>
> -#define IS_9XX(dev)            (IS_GEN3(dev) || \
> -                                IS_GEN4(dev) || \
> -                                IS_GEN5(dev) || \
> -                                IS_GEN6(dev) || \
> -                                IS_GEN7(dev) || \
> -                                IS_GEN8(dev) || \
> -                                IS_GEN9(dev) || \
> -                                IS_GEN10(dev))
> -
>  #define IS_CNL_Y(devid)                ((devid) == PCI_CHIP_CANNONLAKE_Y_GT2_0 || \
>                                  (devid) == PCI_CHIP_CANNONLAKE_Y_GT2_1 || \
>                                  (devid) == PCI_CHIP_CANNONLAKE_Y_GT2_2 || \
> @@ -525,4 +516,13 @@
>
>  #define IS_GEN10(devid)                (IS_CANNONLAKE(devid))
>
> +#define IS_9XX(dev)            (IS_GEN3(dev) || \
> +                                IS_GEN4(dev) || \
> +                                IS_GEN5(dev) || \
> +                                IS_GEN6(dev) || \
> +                                IS_GEN7(dev) || \
> +                                IS_GEN8(dev) || \
> +                                IS_GEN9(dev) || \
> +                                IS_GEN10(dev))
> +
>  #endif /* _INTEL_CHIPSET_H */
> --
> 1.9.1
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/intel-gfx



-- 
Rodrigo Vivi
Blog: http://blog.vivi.eng.br
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel

^ permalink raw reply	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2017-07-05 22:32 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2017-06-30 21:28 [PATCH] intel/intel_chipset: Move IS_9XX below IS_GEN10 Rodrigo Vivi
2017-07-05 22:32 ` [Intel-gfx] " Rodrigo Vivi

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.