All of lore.kernel.org
 help / color / mirror / Atom feed
* [Qemu-devel] [Query] : Interrupt handling in qemu
@ 2014-12-29  7:27 Gaurav Sharma
  0 siblings, 0 replies; only message in thread
From: Gaurav Sharma @ 2014-12-29  7:27 UTC (permalink / raw)
  To: QEMU-DEVEL

[-- Attachment #1: Type: text/plain, Size: 516 bytes --]

Hi,
I am trying to understand how are interrupts handled in QEMU for ARM.
Currently, I am looking at how timer interrupts are handled and interfaced
to GIC, and how i sGOC than connected to the cpu.

During arm_cpu_initfn, we create timer objects :
    cpu->gt_timer[PHYS/VIRT] = timer_new

1. How is the timer object that we have created here, interfaced to any
interrupt controller say GIC ? Whenever a timer raises a interrupt, how is
that handled in GIC.
2. And how is GIC connected to the cpu ?

Thanks,
Gaurav

[-- Attachment #2: Type: text/html, Size: 728 bytes --]

^ permalink raw reply	[flat|nested] only message in thread

only message in thread, other threads:[~2014-12-29  7:28 UTC | newest]

Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2014-12-29  7:27 [Qemu-devel] [Query] : Interrupt handling in qemu Gaurav Sharma

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.