* [PATCH] drm/amdgpu: correct register access for RLC_JUMP_TABLE_RESTORE
@ 2021-12-04 11:02 Le Ma
2021-12-06 14:37 ` Alex Deucher
0 siblings, 1 reply; 2+ messages in thread
From: Le Ma @ 2021-12-04 11:02 UTC (permalink / raw)
To: amd-gfx; +Cc: Le Ma, Hawking Zhang
From: Le Ma <le.ma@amd.com>
should count on GC IP base address
Signed-off-by: Le Ma <le.ma@amd.com>
Signed-off-by: Hawking Zhang <Hawking.Zhang@amd.com>
Reviewed-by: Hawking Zhang <Hawking.Zhang@amd.com>
---
drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
index b305fd39874f..edb3e3b08eed 100644
--- a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
@@ -3070,8 +3070,8 @@ static void gfx_v9_0_init_pg(struct amdgpu_device *adev)
AMD_PG_SUPPORT_CP |
AMD_PG_SUPPORT_GDS |
AMD_PG_SUPPORT_RLC_SMU_HS)) {
- WREG32(mmRLC_JUMP_TABLE_RESTORE,
- adev->gfx.rlc.cp_table_gpu_addr >> 8);
+ WREG32_SOC15(GC, 0, mmRLC_JUMP_TABLE_RESTORE,
+ adev->gfx.rlc.cp_table_gpu_addr >> 8);
gfx_v9_0_init_gfx_power_gating(adev);
}
}
--
2.17.1
^ permalink raw reply related [flat|nested] 2+ messages in thread
* Re: [PATCH] drm/amdgpu: correct register access for RLC_JUMP_TABLE_RESTORE
2021-12-04 11:02 [PATCH] drm/amdgpu: correct register access for RLC_JUMP_TABLE_RESTORE Le Ma
@ 2021-12-06 14:37 ` Alex Deucher
0 siblings, 0 replies; 2+ messages in thread
From: Alex Deucher @ 2021-12-06 14:37 UTC (permalink / raw)
To: Le Ma; +Cc: amd-gfx list, Hawking Zhang
On Mon, Dec 6, 2021 at 5:23 AM Le Ma <Le.Ma@amd.com> wrote:
>
> From: Le Ma <le.ma@amd.com>
>
> should count on GC IP base address
>
> Signed-off-by: Le Ma <le.ma@amd.com>
> Signed-off-by: Hawking Zhang <Hawking.Zhang@amd.com>
> Reviewed-by: Hawking Zhang <Hawking.Zhang@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
> ---
> drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c | 4 ++--
> 1 file changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
> index b305fd39874f..edb3e3b08eed 100644
> --- a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
> @@ -3070,8 +3070,8 @@ static void gfx_v9_0_init_pg(struct amdgpu_device *adev)
> AMD_PG_SUPPORT_CP |
> AMD_PG_SUPPORT_GDS |
> AMD_PG_SUPPORT_RLC_SMU_HS)) {
> - WREG32(mmRLC_JUMP_TABLE_RESTORE,
> - adev->gfx.rlc.cp_table_gpu_addr >> 8);
> + WREG32_SOC15(GC, 0, mmRLC_JUMP_TABLE_RESTORE,
> + adev->gfx.rlc.cp_table_gpu_addr >> 8);
> gfx_v9_0_init_gfx_power_gating(adev);
> }
> }
> --
> 2.17.1
>
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2021-12-06 14:37 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2021-12-04 11:02 [PATCH] drm/amdgpu: correct register access for RLC_JUMP_TABLE_RESTORE Le Ma
2021-12-06 14:37 ` Alex Deucher
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.