From: Rob Clark <robdclark@gmail.com> To: Akhil P Oommen <akhilpo@codeaurora.org> Cc: freedreno <freedreno@lists.freedesktop.org>, Sharat Masetty <smasetty@codeaurora.org>, linux-arm-msm <linux-arm-msm@vger.kernel.org>, Jordan Crouse <jcrouse@codeaurora.org>, dri-devel@freedesktop.org, Linux Kernel Mailing List <linux-kernel@vger.kernel.org> Subject: Re: [Freedreno] [PATCH] drm/msm/a6xx: Correct the highestbank configuration Date: Fri, 24 Jan 2020 07:46:09 -0800 [thread overview] Message-ID: <CAF6AEGtgbNSMnX3Bd6HKoEhViwKj64YkDPkATiqHAY87_gpT2w@mail.gmail.com> (raw) In-Reply-To: <1579868411-20837-1-git-send-email-akhilpo@codeaurora.org> On Fri, Jan 24, 2020 at 5:50 AM Akhil P Oommen <akhilpo@codeaurora.org> wrote: > > Highest bank bit configuration is different for a618 gpu. Update > it with the correct configuration which is the reset value incidentally. > > Signed-off-by: Akhil P Oommen <akhilpo@codeaurora.org> > Signed-off-by: Sharat Masetty <smasetty@codeaurora.org> Thanks, this fixes the UBWC issues on a618 Fixes: e812744c5f95 ("drm: msm: a6xx: Add support for A618") Reviewed-by: Rob Clark <robdclark@gmail.com> > --- > drivers/gpu/drm/msm/adreno/a6xx_gpu.c | 10 ++++++---- > 1 file changed, 6 insertions(+), 4 deletions(-) > > diff --git a/drivers/gpu/drm/msm/adreno/a6xx_gpu.c b/drivers/gpu/drm/msm/adreno/a6xx_gpu.c > index daf0780..536d196 100644 > --- a/drivers/gpu/drm/msm/adreno/a6xx_gpu.c > +++ b/drivers/gpu/drm/msm/adreno/a6xx_gpu.c > @@ -470,10 +470,12 @@ static int a6xx_hw_init(struct msm_gpu *gpu) > /* Select CP0 to always count cycles */ > gpu_write(gpu, REG_A6XX_CP_PERFCTR_CP_SEL_0, PERF_CP_ALWAYS_COUNT); > > - gpu_write(gpu, REG_A6XX_RB_NC_MODE_CNTL, 2 << 1); > - gpu_write(gpu, REG_A6XX_TPL1_NC_MODE_CNTL, 2 << 1); > - gpu_write(gpu, REG_A6XX_SP_NC_MODE_CNTL, 2 << 1); > - gpu_write(gpu, REG_A6XX_UCHE_MODE_CNTL, 2 << 21); > + if (adreno_is_a630(adreno_gpu)) { > + gpu_write(gpu, REG_A6XX_RB_NC_MODE_CNTL, 2 << 1); > + gpu_write(gpu, REG_A6XX_TPL1_NC_MODE_CNTL, 2 << 1); > + gpu_write(gpu, REG_A6XX_SP_NC_MODE_CNTL, 2 << 1); > + gpu_write(gpu, REG_A6XX_UCHE_MODE_CNTL, 2 << 21); > + } > > /* Enable fault detection */ > gpu_write(gpu, REG_A6XX_RBBM_INTERFACE_HANG_INT_CNTL, > -- > 2.7.4 > _______________________________________________ > Freedreno mailing list > Freedreno@lists.freedesktop.org > https://lists.freedesktop.org/mailman/listinfo/freedreno
WARNING: multiple messages have this Message-ID (diff)
From: Rob Clark <robdclark@gmail.com> To: Akhil P Oommen <akhilpo@codeaurora.org> Cc: linux-arm-msm <linux-arm-msm@vger.kernel.org>, Sharat Masetty <smasetty@codeaurora.org>, Linux Kernel Mailing List <linux-kernel@vger.kernel.org>, dri-devel@freedesktop.org, freedreno <freedreno@lists.freedesktop.org> Subject: Re: [Freedreno] [PATCH] drm/msm/a6xx: Correct the highestbank configuration Date: Fri, 24 Jan 2020 07:46:09 -0800 [thread overview] Message-ID: <CAF6AEGtgbNSMnX3Bd6HKoEhViwKj64YkDPkATiqHAY87_gpT2w@mail.gmail.com> (raw) In-Reply-To: <1579868411-20837-1-git-send-email-akhilpo@codeaurora.org> On Fri, Jan 24, 2020 at 5:50 AM Akhil P Oommen <akhilpo@codeaurora.org> wrote: > > Highest bank bit configuration is different for a618 gpu. Update > it with the correct configuration which is the reset value incidentally. > > Signed-off-by: Akhil P Oommen <akhilpo@codeaurora.org> > Signed-off-by: Sharat Masetty <smasetty@codeaurora.org> Thanks, this fixes the UBWC issues on a618 Fixes: e812744c5f95 ("drm: msm: a6xx: Add support for A618") Reviewed-by: Rob Clark <robdclark@gmail.com> > --- > drivers/gpu/drm/msm/adreno/a6xx_gpu.c | 10 ++++++---- > 1 file changed, 6 insertions(+), 4 deletions(-) > > diff --git a/drivers/gpu/drm/msm/adreno/a6xx_gpu.c b/drivers/gpu/drm/msm/adreno/a6xx_gpu.c > index daf0780..536d196 100644 > --- a/drivers/gpu/drm/msm/adreno/a6xx_gpu.c > +++ b/drivers/gpu/drm/msm/adreno/a6xx_gpu.c > @@ -470,10 +470,12 @@ static int a6xx_hw_init(struct msm_gpu *gpu) > /* Select CP0 to always count cycles */ > gpu_write(gpu, REG_A6XX_CP_PERFCTR_CP_SEL_0, PERF_CP_ALWAYS_COUNT); > > - gpu_write(gpu, REG_A6XX_RB_NC_MODE_CNTL, 2 << 1); > - gpu_write(gpu, REG_A6XX_TPL1_NC_MODE_CNTL, 2 << 1); > - gpu_write(gpu, REG_A6XX_SP_NC_MODE_CNTL, 2 << 1); > - gpu_write(gpu, REG_A6XX_UCHE_MODE_CNTL, 2 << 21); > + if (adreno_is_a630(adreno_gpu)) { > + gpu_write(gpu, REG_A6XX_RB_NC_MODE_CNTL, 2 << 1); > + gpu_write(gpu, REG_A6XX_TPL1_NC_MODE_CNTL, 2 << 1); > + gpu_write(gpu, REG_A6XX_SP_NC_MODE_CNTL, 2 << 1); > + gpu_write(gpu, REG_A6XX_UCHE_MODE_CNTL, 2 << 21); > + } > > /* Enable fault detection */ > gpu_write(gpu, REG_A6XX_RBBM_INTERFACE_HANG_INT_CNTL, > -- > 2.7.4 > _______________________________________________ > Freedreno mailing list > Freedreno@lists.freedesktop.org > https://lists.freedesktop.org/mailman/listinfo/freedreno _______________________________________________ dri-devel mailing list dri-devel@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/dri-devel
next prev parent reply other threads:[~2020-01-24 15:46 UTC|newest] Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top 2020-01-24 12:20 [PATCH] drm/msm/a6xx: Correct the highestbank configuration Akhil P Oommen 2020-01-24 12:20 ` Akhil P Oommen 2020-01-24 15:46 ` Rob Clark [this message] 2020-01-24 15:46 ` [Freedreno] " Rob Clark 2020-01-24 18:26 ` Jordan Crouse 2020-01-24 18:26 ` Jordan Crouse 2020-01-31 7:59 ` Akhil P Oommen 2020-01-31 7:59 ` Akhil P Oommen 2020-02-11 15:38 ` [Freedreno] " Rob Clark 2020-02-11 15:38 ` Rob Clark
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=CAF6AEGtgbNSMnX3Bd6HKoEhViwKj64YkDPkATiqHAY87_gpT2w@mail.gmail.com \ --to=robdclark@gmail.com \ --cc=akhilpo@codeaurora.org \ --cc=dri-devel@freedesktop.org \ --cc=freedreno@lists.freedesktop.org \ --cc=jcrouse@codeaurora.org \ --cc=linux-arm-msm@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=smasetty@codeaurora.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.