All of lore.kernel.org
 help / color / mirror / Atom feed
From: Peter Maydell <peter.maydell@linaro.org>
To: Ard Biesheuvel <ard.biesheuvel@linaro.org>
Cc: KVM devel mailing list <kvm@vger.kernel.org>,
	Marc Zyngier <marc.zyngier@arm.com>,
	Paolo Bonzini <pbonzini@redhat.com>,
	"kvmarm@lists.cs.columbia.edu" <kvmarm@lists.cs.columbia.edu>,
	"linux-arm-kernel@lists.infradead.org"
	<linux-arm-kernel@lists.infradead.org>
Subject: Re: [PATCH v3 0/2] KVM: ARM: Enable vtimers with user space gic
Date: Sat, 17 Sep 2016 16:38:25 +0100	[thread overview]
Message-ID: <CAFEAcA8JRscJox0Up3vRyDeOzy7PEHpm0p0cKBNeAYO6xeSZZQ@mail.gmail.com> (raw)
In-Reply-To: <CAKv+Gu_+txUFT158VzJqeE3Jwdd1LL1n2kzOzYKuk03UFxW3NQ@mail.gmail.com>

On 17 September 2016 at 16:28, Ard Biesheuvel <ard.biesheuvel@linaro.org> wrote:
> Another thing to keep in mind is that GICv2
> compatibility is disabled on the non-secure side if the secure side
> elects to configure its view of the GIC as v3 (i.e., in order to
> support >8 cores)

If I'm reading the 'legacy configurations' chapter of the GICv3
spec correctly, that is true for the NS host OS (ie the one
handling physical interrupts) but a guest OS can still use
the old GICv2-compat interface (assuming it was implemented
in silicon at all).

thanks
-- PMM

WARNING: multiple messages have this Message-ID (diff)
From: peter.maydell@linaro.org (Peter Maydell)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v3 0/2] KVM: ARM: Enable vtimers with user space gic
Date: Sat, 17 Sep 2016 16:38:25 +0100	[thread overview]
Message-ID: <CAFEAcA8JRscJox0Up3vRyDeOzy7PEHpm0p0cKBNeAYO6xeSZZQ@mail.gmail.com> (raw)
In-Reply-To: <CAKv+Gu_+txUFT158VzJqeE3Jwdd1LL1n2kzOzYKuk03UFxW3NQ@mail.gmail.com>

On 17 September 2016 at 16:28, Ard Biesheuvel <ard.biesheuvel@linaro.org> wrote:
> Another thing to keep in mind is that GICv2
> compatibility is disabled on the non-secure side if the secure side
> elects to configure its view of the GIC as v3 (i.e., in order to
> support >8 cores)

If I'm reading the 'legacy configurations' chapter of the GICv3
spec correctly, that is true for the NS host OS (ie the one
handling physical interrupts) but a guest OS can still use
the old GICv2-compat interface (assuming it was implemented
in silicon at all).

thanks
-- PMM

  reply	other threads:[~2016-09-17 15:38 UTC|newest]

Thread overview: 54+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-09-16  6:26 [PATCH v3 0/2] KVM: ARM: Enable vtimers with user space gic Alexander Graf
2016-09-16  6:26 ` Alexander Graf
2016-09-16  6:26 ` [PATCH v3 1/2] KVM: arm/arm64: Add vcpu ENABLE_CAP functionality Alexander Graf
2016-09-16  6:26   ` Alexander Graf
2016-09-16  6:26 ` [PATCH v3 2/2] KVM: arm/arm64: Route vtimer events to user space Alexander Graf
2016-09-16  6:26   ` Alexander Graf
2016-09-16  9:11   ` Peter Maydell
2016-09-16  9:11     ` Peter Maydell
2016-09-16  9:18     ` Alexander Graf
2016-09-16  9:18       ` Alexander Graf
2016-09-16 10:20 ` [PATCH v3 0/2] KVM: ARM: Enable vtimers with user space gic Marc Zyngier
2016-09-16 10:20   ` Marc Zyngier
2016-09-16 12:18   ` Paolo Bonzini
2016-09-16 12:18     ` Paolo Bonzini
2016-09-16 12:30     ` Christoffer Dall
2016-09-16 12:30       ` Christoffer Dall
2016-09-16 12:31       ` Paolo Bonzini
2016-09-16 12:31         ` Paolo Bonzini
2016-09-16 13:30         ` Christoffer Dall
2016-09-16 13:30           ` Christoffer Dall
2016-09-16 13:46           ` Andrew Jones
2016-09-16 13:46             ` Andrew Jones
2016-09-16 15:45             ` Paolo Bonzini
2016-09-16 15:45               ` Paolo Bonzini
2016-09-16 19:36             ` Alexander Graf
2016-09-16 19:36               ` Alexander Graf
2016-09-19  7:52               ` Andrew Jones
2016-09-19  7:52                 ` Andrew Jones
2016-09-19 11:45                 ` Alexander Graf
2016-09-19 11:45                   ` Alexander Graf
2016-09-16 13:50           ` Gerd Hoffmann
2016-09-16 13:50             ` Gerd Hoffmann
2016-09-19 10:51           ` Alexander Graf
2016-09-19 10:51             ` Alexander Graf
2016-09-19 11:41             ` Christoffer Dall
2016-09-19 11:41               ` Christoffer Dall
2016-09-16 12:25   ` Alexander Graf
2016-09-16 12:25     ` Alexander Graf
2016-09-16 12:29     ` Christoffer Dall
2016-09-16 12:29       ` Christoffer Dall
2016-09-16 12:40       ` Paolo Bonzini
2016-09-16 12:40         ` Paolo Bonzini
2016-09-16 12:44         ` Alexander Graf
2016-09-16 12:44           ` Alexander Graf
2016-09-16 12:54           ` Paolo Bonzini
2016-09-16 12:54             ` Paolo Bonzini
2016-09-17 15:28           ` Ard Biesheuvel
2016-09-17 15:28             ` Ard Biesheuvel
2016-09-17 15:38             ` Peter Maydell [this message]
2016-09-17 15:38               ` Peter Maydell
2016-09-17 16:47               ` Ard Biesheuvel
2016-09-17 16:47                 ` Ard Biesheuvel
2016-09-16 12:43       ` Alexander Graf
2016-09-16 12:43         ` Alexander Graf

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=CAFEAcA8JRscJox0Up3vRyDeOzy7PEHpm0p0cKBNeAYO6xeSZZQ@mail.gmail.com \
    --to=peter.maydell@linaro.org \
    --cc=ard.biesheuvel@linaro.org \
    --cc=kvm@vger.kernel.org \
    --cc=kvmarm@lists.cs.columbia.edu \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=marc.zyngier@arm.com \
    --cc=pbonzini@redhat.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.