All of lore.kernel.org
 help / color / mirror / Atom feed
From: Peter Maydell <peter.maydell@linaro.org>
To: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
Cc: QEMU Developers <qemu-devel@nongnu.org>,
	Laurent Vivier <laurent@vivier.eu>
Subject: Re: [PATCH v3 6/9] escc: implement hard reset as described in the datasheet
Date: Tue, 7 Sep 2021 14:09:51 +0100	[thread overview]
Message-ID: <CAFEAcA9H2a8Z1_m=4hb_OpOXtvMzuxwEb_J7jMTiPAdGbi8n6A@mail.gmail.com> (raw)
In-Reply-To: <20210903113223.19551-7-mark.cave-ayland@ilande.co.uk>

On Fri, 3 Sept 2021 at 13:04, Mark Cave-Ayland
<mark.cave-ayland@ilande.co.uk> wrote:
>
> The hardware reset differs from a device reset in that it only changes the contents
> of specific registers. Remove the code that resets all the registers to zero during
> hardware reset and implement the default values using the existing soft reset code
> with the additional changes listed in the table in the "Z85C30 Reset" section.
>
> Signed-off-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
> ---

Reviewed-by: Peter Maydell <peter.maydell@linaro.org>

thanks
-- PMM


  reply	other threads:[~2021-09-07 13:32 UTC|newest]

Thread overview: 18+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-09-03 11:32 [PATCH v3 0/9] escc: fix reset and R_STATUS when SDLC mode is enabled Mark Cave-Ayland
2021-09-03 11:32 ` [PATCH v3 1/9] escc: checkpatch fixes Mark Cave-Ayland
2021-09-03 11:32 ` [PATCH v3 2/9] escc: reset register values to zero in escc_reset() Mark Cave-Ayland
2021-09-07 12:59   ` Peter Maydell
2021-09-03 11:32 ` [PATCH v3 3/9] escc: introduce escc_soft_reset_chn() for software reset Mark Cave-Ayland
2021-09-07 13:00   ` Peter Maydell
2021-09-03 11:32 ` [PATCH v3 4/9] escc: introduce escc_hard_reset_chn() for hardware reset Mark Cave-Ayland
2021-09-07 13:00   ` Peter Maydell
2021-09-03 11:32 ` [PATCH v3 5/9] escc: implement soft reset as described in the datasheet Mark Cave-Ayland
2021-09-07 13:06   ` Peter Maydell
2021-09-03 11:32 ` [PATCH v3 6/9] escc: implement hard " Mark Cave-Ayland
2021-09-07 13:09   ` Peter Maydell [this message]
2021-09-03 11:32 ` [PATCH v3 7/9] escc: remove register changes from escc_reset_chn() Mark Cave-Ayland
2021-09-07 13:10   ` Peter Maydell
2021-09-03 11:32 ` [PATCH v3 8/9] escc: re-use escc_reset_chn() for soft reset Mark Cave-Ayland
2021-09-07 13:10   ` Peter Maydell
2021-09-03 11:32 ` [PATCH v3 9/9] escc: fix STATUS_SYNC bit in R_STATUS register Mark Cave-Ayland
2021-09-08 10:06 ` [PATCH v3 0/9] escc: fix reset and R_STATUS when SDLC mode is enabled Mark Cave-Ayland

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to='CAFEAcA9H2a8Z1_m=4hb_OpOXtvMzuxwEb_J7jMTiPAdGbi8n6A@mail.gmail.com' \
    --to=peter.maydell@linaro.org \
    --cc=laurent@vivier.eu \
    --cc=mark.cave-ayland@ilande.co.uk \
    --cc=qemu-devel@nongnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.