All of lore.kernel.org
 help / color / mirror / Atom feed
From: Ley Foon Tan <lftan.linux@gmail.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v4 02/28] arm: socfpga: arria10: add sdram defines for Arria10
Date: Fri, 17 Feb 2017 18:12:39 +0800	[thread overview]
Message-ID: <CAFiDJ59D2J1Ku=u9SGYva6hAcWm-g9UZpJ8U-ZJ=tR+Jsr5aiQ@mail.gmail.com> (raw)
In-Reply-To: <ab793c49-f3ea-351b-33a6-6a6751190747@denx.de>

On Mon, Jan 23, 2017 at 11:40 AM, Marek Vasut <marex@denx.de> wrote:
> On 01/10/2017 06:20 AM, Chee Tien Fong wrote:
>> From: Tien Fong Chee <tien.fong.chee@intel.com>
>>
>> Add the structures for the SDRAM controller on Arria10.
>>
>> Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com>
>> Signed-off-by: Tien Fong Chee <tien.fong.chee@intel.com>
>> Cc: Marek Vasut <marex@denx.de>
>> Cc: Dinh Nguyen <dinguyen@kernel.org>
>> Cc: Chin Liang See <chin.liang.see@intel.com>
>> Cc: Tien Fong <skywindctf@gmail.com>
>> ---
>>  arch/arm/mach-socfpga/include/mach/sdram_a10.h | 380 +++++++++++++++++++++++++
>>  1 file changed, 380 insertions(+)
>>  create mode 100644 arch/arm/mach-socfpga/include/mach/sdram_a10.h
>>
>> diff --git a/arch/arm/mach-socfpga/include/mach/sdram_a10.h b/arch/arm/mach-socfpga/include/mach/sdram_a10.h
>> new file mode 100644
>> index 0000000..0403531
>> --- /dev/null
>> +++ b/arch/arm/mach-socfpga/include/mach/sdram_a10.h
>> @@ -0,0 +1,380 @@
>> +/*
>> + * Copyright (C) 2015 Altera Corporation <www.altera.com>
>> + *
>> + * SPDX-License-Identifier:  GPL-2.0
>> + */
>> +
>> +#ifndef      _SOCFPGA_SDRAM_A10_H_
>> +#define      _SOCFPGA_SDRAM_A10_H_
>
> #ifdef[space] and #define[space] , drop the [tab]
Okay
>
>> +#ifndef __ASSEMBLY__
>> +
>
>
> [...]
>
>> +#define IO48_MMR_CTRLCFG1_DBC3_ENABLE_DM             (1 << 30)
>
> Use the BIT(n) macro instead of (1 << n).
Okay

>
>> +#define IO48_MMR_CTRLCFG1_DBC2_ENABLE_DM             (1 << 29)
>> +#define IO48_MMR_CTRLCFG1_DBC1_ENABLE_DM             (1 << 28)
>> +#define IO48_MMR_CTRLCFG1_DBC0_ENABLE_DM             (1 << 27)
>
> [...]
>
> --
> Best regards,
> Marek Vasut
> _______________________________________________
> U-Boot mailing list
> U-Boot at lists.denx.de
> http://lists.denx.de/mailman/listinfo/u-boot

  reply	other threads:[~2017-02-17 10:12 UTC|newest]

Thread overview: 82+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-01-10  5:20 [U-Boot] [PATCH v4 00/28] *** SUBJECT HERE *** Chee Tien Fong
2017-01-10  5:20 ` [U-Boot] [PATCH v4 01/28] arm: socfpga: arria10: add additional i2c nodes for Arria10 Chee Tien Fong
2017-01-23  3:38   ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 02/28] arm: socfpga: arria10: add sdram defines " Chee Tien Fong
2017-01-23  3:40   ` Marek Vasut
2017-02-17 10:12     ` Ley Foon Tan [this message]
2017-01-10  5:20 ` [U-Boot] [PATCH v4 03/28] arm: socfpga: arria10: add board files for the Arria10 SoCDK Chee Tien Fong
2017-01-23  3:42   ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 04/28] arm: socfpga: arria10: add system manager defines Chee Tien Fong
2017-01-23  3:43   ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 05/28] arm: socfpga: arria10: add misc functions for Arria10 Chee Tien Fong
2017-01-23  3:45   ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 06/28] arm: socfpga: arria10: add socfpga_arria10_socdk config Chee Tien Fong
2017-01-23  3:46   ` Marek Vasut
2017-02-17 10:18     ` Ley Foon Tan
2017-02-17 21:12       ` Marek Vasut
2017-02-17 21:53         ` Dalon Westergreen
2017-02-17 21:57           ` Marek Vasut
2017-02-18 14:18             ` Dalon Westergreen
2017-02-18 15:20               ` Marek Vasut
2017-02-17 22:53           ` Dalon Westergreen
2017-01-10  5:20 ` [U-Boot] [PATCH v4 07/28] arm: socfpga: arria10: add socfpga_arria10_defconfig Chee Tien Fong
2017-01-23  3:46   ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 08/28] arm: socfpga: arria10: add config option build for arria10 Chee Tien Fong
2017-01-23  3:48   ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 09/28] arm: socfpga: add define for bootinfo bsel bit shift Chee Tien Fong
2017-01-23  3:49   ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 10/28] arm: socfpga: arria10: add reset manager for Arria10 Chee Tien Fong
2017-01-23  3:52   ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 11/28] arm: socfpga: wrap system manager functions for A5/C5 devices Chee Tien Fong
2017-01-23  3:53   ` Marek Vasut
2017-02-17 10:20     ` Ley Foon Tan
2017-02-17 21:12       ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 12/28] arm: socfpga: arria10: don't build GEN5 sdram for arria10 Chee Tien Fong
2017-01-23  3:54   ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 13/28] arm: socfpga: arria10 fpga does not have bridges mapped Chee Tien Fong
2017-01-23  3:55   ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 14/28] arm: socfpga: arria10: remove board_init and s_init Chee Tien Fong
2017-01-23  3:56   ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 15/28] arm: socfpga: combine clrbits/setbits into a single clrsetbits Chee Tien Fong
2017-01-23  3:58   ` Marek Vasut
2017-02-16  3:34     ` Ley Foon Tan
2017-02-17  7:54       ` Marek Vasut
2017-02-17  9:10         ` Ley Foon Tan
2017-02-17 21:11           ` Marek Vasut
2017-02-17 21:05       ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 16/28] arm: socfpga: add reset manager defines for Arria10 Chee Tien Fong
2017-01-23  3:58   ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 17/28] arm: socfpga: arria10: update dwmac reset function to support Arria10 Chee Tien Fong
2017-01-23  4:00   ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 18/28] ARM:dts: Added device tree for socfpga arria10 development kit sdmmc Chee Tien Fong
2017-01-23  4:03   ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 19/28] arm: socfpga: arria10: Enable SPL for Arria 10 Chee Tien Fong
2017-01-23  4:04   ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 20/28] arm: socfpga: arria10: Added clock manager and pin mux compat macro Chee Tien Fong
2017-01-23  4:05   ` Marek Vasut
2017-02-16 10:28     ` Ley Foon Tan
2017-01-10  5:20 ` [U-Boot] [PATCH v4 21/28] arm: socfpga: arria10: Added some hardware base address for Arria 10 Chee Tien Fong
2017-01-23  4:06   ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 22/28] arm: socfpga: arria10: Added support for Arria 10 socdk Chee Tien Fong
2017-01-23  4:07   ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 23/28] arm: socfpga: arria10: Added drivers for Arria10 Reset Manager Chee Tien Fong
2017-01-23  4:13   ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 24/28] arm: socfpga: arria10: Added miscellaneous drivers for Arria 10 Chee Tien Fong
2017-01-23  4:16   ` Marek Vasut
2017-02-17  3:31     ` Ley Foon Tan
2017-01-10  5:20 ` [U-Boot] [PATCH v4 25/28] arm: socfpga: arria10: Added drivers for Arria10 clock manager Chee Tien Fong
2017-01-23  4:18   ` Marek Vasut
2017-02-17  8:56     ` Ley Foon Tan
2017-02-17 21:10       ` Marek Vasut
2017-02-20  2:34         ` Ley Foon Tan
2017-02-20  7:28           ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 26/28] arm: socfpga: arria10: Added drivers for Arria10 pinmux/pins configuration Chee Tien Fong
2017-01-23  4:19   ` Marek Vasut
2017-02-17 10:06     ` Ley Foon Tan
2017-01-10  5:20 ` [U-Boot] [PATCH v4 27/28] arm: socfpga: arria10: Added Arria10 critical HW initialization to spl Chee Tien Fong
2017-01-23  4:21   ` Marek Vasut
2017-01-10  5:20 ` [U-Boot] [PATCH v4 28/28] arm: socfpga: arria10: Enable fpga driver build for SPL Chee Tien Fong
2017-01-23  4:22   ` Marek Vasut
2017-01-10 22:06 ` [U-Boot] [PATCH v4 00/28] *** SUBJECT HERE *** Marek Vasut
2017-01-11  4:03   ` Chee, Tien Fong
2017-01-11  6:59   ` Chee, Tien Fong

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to='CAFiDJ59D2J1Ku=u9SGYva6hAcWm-g9UZpJ8U-ZJ=tR+Jsr5aiQ@mail.gmail.com' \
    --to=lftan.linux@gmail.com \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.