From: Vivek Gautam <vivek.gautam@codeaurora.org> To: Anand Moon <linux.amoon@gmail.com> Cc: "Michael Niewöhner" <linux@mniewoehner.de>, "Alim Akhtar" <alim.akhtar@samsung.com>, "Pankaj Dubey" <pankaj.dubey@samsung.com>, "Mathias Nyman" <mathias.nyman@linux.intel.com>, "Felipe Balbi" <balbi@kernel.org>, "Greg Kroah-Hartman" <gregkh@linuxfoundation.org>, "Kukjin Kim" <kgene@kernel.org>, "Krzysztof Kozlowski" <k.kozlowski@samsung.com>, "Linux USB Mailing List" <linux-usb@vger.kernel.org>, linux-arm-kernel <linux-arm-kernel@lists.infradead.org>, "linux-samsung-soc@vger.kernel.org" <linux-samsung-soc@vger.kernel.org>, "Linux Kernel" <linux-kernel@vger.kernel.org>, "Vivek Gautam" <gautam.vivek@samsung.com> Subject: Re: PROBLEM: DWC3 USB 3.0 not working on Odroid-XU4 with Exynos 5422 Date: Wed, 5 Oct 2016 10:15:45 +0530 [thread overview] Message-ID: <CAFp+6iE6aqvOKE4HVCeCokPk_oTHLduS6Gsv+CF4_p4JjkF2TQ@mail.gmail.com> (raw) In-Reply-To: <CANAwSgQ2j+NtDwgn972-1UdY=j4DEsB+0d7VdhoC9i9WHRc9yQ@mail.gmail.com> Hi Anand, On Tue, Oct 4, 2016 at 8:39 PM, Anand Moon <linux.amoon@gmail.com> wrote: > Hi Vivek, > [snip] > > What I feel is that their need to be some reset of usb phy so that > device are assigned to respective bus ports. The phy resets are what we do in the phy-exynos5-usbdrd driver. In addition to what we have currently in this phy driver, we just need the phy calibration patch [1] for phy configurations. [1] https://lkml.org/lkml/2015/2/2/259 > odroid@odroid:~$ lsusb -t > /: Bus 06.Port 1: Dev 1, Class=root_hub, Driver=xhci-hcd/1p, 5000M > /: Bus 05.Port 1: Dev 1, Class=root_hub, Driver=xhci-hcd/1p, 480M > |__ Port 1: Dev 3, If 0, Class=Vendor Specific Class, Driver=r8152, 480M This shows the ethernet device gets detected on the high-speed port of one of the controller. The lsusb output for kernel v4.7.x posted by Michael show that the ethernet device got detected on super-speed port of the controller. So, there seems to be a difference between the two. Or, is this how it is behaving ? Is this lsusb output on 4.8 kernel with the patch [1] ? > /: Bus 04.Port 1: Dev 1, Class=root_hub, Driver=xhci-hcd/1p, 5000M > |__ Port 1: Dev 2, If 0, Class=Hub, Driver=hub/2p, 5000M > |__ Port 1: Dev 3, If 0, Class=Mass Storage, Driver=usb-storage, 5000M > |__ Port 2: Dev 4, If 0, Class=Mass Storage, Driver=usb-storage, 5000M > /: Bus 03.Port 1: Dev 1, Class=root_hub, Driver=xhci-hcd/1p, 480M > |__ Port 1: Dev 2, If 0, Class=Hub, Driver=hub/2p, 480M > /: Bus 02.Port 1: Dev 1, Class=root_hub, Driver=exynos-ohci/3p, 12M > /: Bus 01.Port 1: Dev 1, Class=root_hub, Driver=exynos-ehci/3p, 480M > |__ Port 1: Dev 3, If 0, Class=Mass Storage, Driver=usb-storage, 480M > > > Bus 06.Port should register the Realtek Ethernet r8153 device. > But I am not able to trace out how it's should happen. If i understand, below is how the configuration looks like on the board? +-----------------------+ +------>| | | | Bus 6 |-------+ +-----------+ | (super-speed) | | | | +-----------------------+ | |Controller | | --------> Ethernet device | 2 | | | | +-----------------------+ | +-----------+ | | | | | Bus 5 |-------+ +------>| (high-speed) | +-----------------------+ +-----------------------+ +------>| | | | Bus 4 |-------+ +-----------+ | (super-speed) | | | | +-----------------------+ | |Controller | | --------> (On board hub ?? _OR_ external hub with downstream devices) ??? | 1 | | | | +-----------------------+ | +-----------+ | | | | | Bus 3 |-------+ +------>| (high-speed) | +-----------------------+ Thanks Vivek -- Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, a Linux Foundation Collaborative Project
WARNING: multiple messages have this Message-ID (diff)
From: vivek.gautam@codeaurora.org (Vivek Gautam) To: linux-arm-kernel@lists.infradead.org Subject: PROBLEM: DWC3 USB 3.0 not working on Odroid-XU4 with Exynos 5422 Date: Wed, 5 Oct 2016 10:15:45 +0530 [thread overview] Message-ID: <CAFp+6iE6aqvOKE4HVCeCokPk_oTHLduS6Gsv+CF4_p4JjkF2TQ@mail.gmail.com> (raw) In-Reply-To: <CANAwSgQ2j+NtDwgn972-1UdY=j4DEsB+0d7VdhoC9i9WHRc9yQ@mail.gmail.com> Hi Anand, On Tue, Oct 4, 2016 at 8:39 PM, Anand Moon <linux.amoon@gmail.com> wrote: > Hi Vivek, > [snip] > > What I feel is that their need to be some reset of usb phy so that > device are assigned to respective bus ports. The phy resets are what we do in the phy-exynos5-usbdrd driver. In addition to what we have currently in this phy driver, we just need the phy calibration patch [1] for phy configurations. [1] https://lkml.org/lkml/2015/2/2/259 > odroid at odroid:~$ lsusb -t > /: Bus 06.Port 1: Dev 1, Class=root_hub, Driver=xhci-hcd/1p, 5000M > /: Bus 05.Port 1: Dev 1, Class=root_hub, Driver=xhci-hcd/1p, 480M > |__ Port 1: Dev 3, If 0, Class=Vendor Specific Class, Driver=r8152, 480M This shows the ethernet device gets detected on the high-speed port of one of the controller. The lsusb output for kernel v4.7.x posted by Michael show that the ethernet device got detected on super-speed port of the controller. So, there seems to be a difference between the two. Or, is this how it is behaving ? Is this lsusb output on 4.8 kernel with the patch [1] ? > /: Bus 04.Port 1: Dev 1, Class=root_hub, Driver=xhci-hcd/1p, 5000M > |__ Port 1: Dev 2, If 0, Class=Hub, Driver=hub/2p, 5000M > |__ Port 1: Dev 3, If 0, Class=Mass Storage, Driver=usb-storage, 5000M > |__ Port 2: Dev 4, If 0, Class=Mass Storage, Driver=usb-storage, 5000M > /: Bus 03.Port 1: Dev 1, Class=root_hub, Driver=xhci-hcd/1p, 480M > |__ Port 1: Dev 2, If 0, Class=Hub, Driver=hub/2p, 480M > /: Bus 02.Port 1: Dev 1, Class=root_hub, Driver=exynos-ohci/3p, 12M > /: Bus 01.Port 1: Dev 1, Class=root_hub, Driver=exynos-ehci/3p, 480M > |__ Port 1: Dev 3, If 0, Class=Mass Storage, Driver=usb-storage, 480M > > > Bus 06.Port should register the Realtek Ethernet r8153 device. > But I am not able to trace out how it's should happen. If i understand, below is how the configuration looks like on the board? +-----------------------+ +------>| | | | Bus 6 |-------+ +-----------+ | (super-speed) | | | | +-----------------------+ | |Controller | | --------> Ethernet device | 2 | | | | +-----------------------+ | +-----------+ | | | | | Bus 5 |-------+ +------>| (high-speed) | +-----------------------+ +-----------------------+ +------>| | | | Bus 4 |-------+ +-----------+ | (super-speed) | | | | +-----------------------+ | |Controller | | --------> (On board hub ?? _OR_ external hub with downstream devices) ??? | 1 | | | | +-----------------------+ | +-----------+ | | | | | Bus 3 |-------+ +------>| (high-speed) | +-----------------------+ Thanks Vivek -- Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, a Linux Foundation Collaborative Project
next prev parent reply other threads:[~2016-10-05 4:45 UTC|newest] Thread overview: 52+ messages / expand[flat|nested] mbox.gz Atom feed top 2016-08-28 20:04 PROBLEM: DWC3 USB 3.0 not working on Odroid-XU4 with Exynos 5422 Michael Niewöhner 2016-08-28 20:04 ` Michael Niewöhner 2016-08-29 7:28 ` Felipe Balbi 2016-08-29 7:28 ` Felipe Balbi 2016-08-29 10:59 ` Mathias Nyman 2016-08-29 10:59 ` Mathias Nyman 2016-08-29 11:05 ` Michael Niewöhner 2016-08-29 11:05 ` Michael Niewöhner 2016-08-30 5:02 ` Anand Moon 2016-08-30 5:02 ` Anand Moon 2016-08-30 5:02 ` Anand Moon 2016-09-20 21:19 ` Michael Niewöhner 2016-09-20 21:19 ` Michael Niewöhner 2016-09-20 21:19 ` Michael Niewöhner 2016-10-03 13:08 ` Michael Niewöhner 2016-10-03 13:08 ` Michael Niewöhner 2016-10-03 13:08 ` Michael Niewöhner 2016-10-04 6:02 ` Vivek Gautam 2016-10-04 6:02 ` Vivek Gautam 2016-10-04 6:02 ` Vivek Gautam 2016-10-04 10:58 ` Michael Niewöhner 2016-10-04 10:58 ` Michael Niewöhner 2016-10-04 12:02 ` Vivek Gautam 2016-10-04 12:02 ` Vivek Gautam 2016-10-04 12:02 ` Vivek Gautam 2016-10-04 15:09 ` Anand Moon 2016-10-04 15:09 ` Anand Moon 2016-10-05 4:45 ` Vivek Gautam [this message] 2016-10-05 4:45 ` Vivek Gautam 2016-10-05 7:48 ` Anand Moon 2016-10-05 7:48 ` Anand Moon 2016-10-06 16:29 ` Michael Niewöhner 2016-10-06 16:29 ` Michael Niewöhner 2016-10-06 16:29 ` Michael Niewöhner 2016-10-07 7:42 ` Felipe Balbi 2016-10-07 7:42 ` Felipe Balbi 2016-10-07 7:42 ` Felipe Balbi 2016-10-07 20:26 ` Michael Niewöhner 2016-10-07 20:26 ` Michael Niewöhner 2016-10-07 20:26 ` Michael Niewöhner 2016-10-16 14:19 ` Michael Niewöhner 2016-10-16 14:19 ` Michael Niewöhner 2016-10-16 14:19 ` Michael Niewöhner 2016-10-17 8:08 ` Felipe Balbi 2016-10-17 8:08 ` Felipe Balbi 2016-10-17 8:08 ` Felipe Balbi 2016-10-17 9:51 ` Vivek Gautam 2016-10-17 9:51 ` Vivek Gautam 2016-10-17 9:51 ` Vivek Gautam 2016-10-18 12:20 ` Michael Niewöhner 2016-10-18 12:20 ` Michael Niewöhner 2016-10-18 12:20 ` Michael Niewöhner
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=CAFp+6iE6aqvOKE4HVCeCokPk_oTHLduS6Gsv+CF4_p4JjkF2TQ@mail.gmail.com \ --to=vivek.gautam@codeaurora.org \ --cc=alim.akhtar@samsung.com \ --cc=balbi@kernel.org \ --cc=gautam.vivek@samsung.com \ --cc=gregkh@linuxfoundation.org \ --cc=k.kozlowski@samsung.com \ --cc=kgene@kernel.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-samsung-soc@vger.kernel.org \ --cc=linux-usb@vger.kernel.org \ --cc=linux.amoon@gmail.com \ --cc=linux@mniewoehner.de \ --cc=mathias.nyman@linux.intel.com \ --cc=pankaj.dubey@samsung.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.