From: Chen-Yu Tsai <wens-jdAy2FN1RRM@public.gmane.org> To: Maxime Ripard <maxime.ripard-LDxbnhwyfcJBDgjK7y7TUQ@public.gmane.org> Cc: Ulf Hansson <ulf.hansson-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>, linux-mmc-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, linux-arm-kernel <linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org>, linux-sunxi <linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org> Subject: Re: [PATCH] mmc: sunxi: Use new timing mode for A64 eMMC controller Date: Thu, 12 Jul 2018 18:17:23 +0800 [thread overview] Message-ID: <CAGb2v65rE2nQbyeiSPAyTzw-n-EQsUwQABx3nrvXTu4JogFPBQ@mail.gmail.com> (raw) In-Reply-To: <20180712071959.fi4rhgwv2iuoelbl@flea> On Thu, Jul 12, 2018 at 3:19 PM, Maxime Ripard <maxime.ripard-LDxbnhwyfcJBDgjK7y7TUQ@public.gmane.org> wrote: > Hi, > > On Thu, Jul 12, 2018 at 11:02:25AM +0800, Chen-Yu Tsai wrote: >> The eMMC controller is also a new timing mode controller, but it doesn't >> have the timing mode switch. It does however have signal delay and >> calibration controls, typical of Allwinner MMC controllers that support >> the new timing mode. >> >> Enable the new timing mode setting for the A64 eMMC controller. This >> also enables MMC HS-DDR modes, which gives higher throughput for eMMC >> chips that support it, and can deliver such throughput. >> >> Signed-off-by: Chen-Yu Tsai <wens-jdAy2FN1RRM@public.gmane.org> > > That doesn't look right. The datasheet explicitly mentions that this > bit doesn't apply to the eMMC controller, and the BSP is doing the same: > https://github.com/longsleep/linux-pine64/blob/lichee-dev-v3.10.65/drivers/mmc/host/sunxi-mmc-sun50iw1p1-1.c > > vs > https://github.com/longsleep/linux-pine64/blob/lichee-dev-v3.10.65/drivers/mmc/host/sunxi-mmc-sun50iw1p1-2.c You mean the bit in SDXC_REG_SD_NTSR? Yes I know that doesn't exist for the eMMC controller. I mentioned this in the commit message. It doesn't exist, and writes to it become a no-op. Would a comment, or comments, help with making this clear? > And I definitely remember having HS-DDR working back when I added the > a64 eMMC support. Well it doesn't at the moment. My BPI-M64 reports: [ 1.634276] mmc2: new high speed MMC card at address 0001 And with the patch: [ 1.632552] mmc2: new DDR MMC card at address 0001 Regards ChenYu
WARNING: multiple messages have this Message-ID (diff)
From: wens@csie.org (Chen-Yu Tsai) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH] mmc: sunxi: Use new timing mode for A64 eMMC controller Date: Thu, 12 Jul 2018 18:17:23 +0800 [thread overview] Message-ID: <CAGb2v65rE2nQbyeiSPAyTzw-n-EQsUwQABx3nrvXTu4JogFPBQ@mail.gmail.com> (raw) In-Reply-To: <20180712071959.fi4rhgwv2iuoelbl@flea> On Thu, Jul 12, 2018 at 3:19 PM, Maxime Ripard <maxime.ripard@bootlin.com> wrote: > Hi, > > On Thu, Jul 12, 2018 at 11:02:25AM +0800, Chen-Yu Tsai wrote: >> The eMMC controller is also a new timing mode controller, but it doesn't >> have the timing mode switch. It does however have signal delay and >> calibration controls, typical of Allwinner MMC controllers that support >> the new timing mode. >> >> Enable the new timing mode setting for the A64 eMMC controller. This >> also enables MMC HS-DDR modes, which gives higher throughput for eMMC >> chips that support it, and can deliver such throughput. >> >> Signed-off-by: Chen-Yu Tsai <wens@csie.org> > > That doesn't look right. The datasheet explicitly mentions that this > bit doesn't apply to the eMMC controller, and the BSP is doing the same: > https://github.com/longsleep/linux-pine64/blob/lichee-dev-v3.10.65/drivers/mmc/host/sunxi-mmc-sun50iw1p1-1.c > > vs > https://github.com/longsleep/linux-pine64/blob/lichee-dev-v3.10.65/drivers/mmc/host/sunxi-mmc-sun50iw1p1-2.c You mean the bit in SDXC_REG_SD_NTSR? Yes I know that doesn't exist for the eMMC controller. I mentioned this in the commit message. It doesn't exist, and writes to it become a no-op. Would a comment, or comments, help with making this clear? > And I definitely remember having HS-DDR working back when I added the > a64 eMMC support. Well it doesn't at the moment. My BPI-M64 reports: [ 1.634276] mmc2: new high speed MMC card at address 0001 And with the patch: [ 1.632552] mmc2: new DDR MMC card at address 0001 Regards ChenYu
next prev parent reply other threads:[~2018-07-12 10:17 UTC|newest] Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top 2018-07-12 3:02 [PATCH] mmc: sunxi: Use new timing mode for A64 eMMC controller Chen-Yu Tsai 2018-07-12 3:02 ` Chen-Yu Tsai [not found] ` <20180712030225.15681-1-wens-jdAy2FN1RRM@public.gmane.org> 2018-07-12 7:19 ` Maxime Ripard 2018-07-12 7:19 ` Maxime Ripard 2018-07-12 10:17 ` Chen-Yu Tsai [this message] 2018-07-12 10:17 ` Chen-Yu Tsai [not found] ` <CAGb2v65rE2nQbyeiSPAyTzw-n-EQsUwQABx3nrvXTu4JogFPBQ-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org> 2018-07-17 15:15 ` Maxime Ripard 2018-07-17 15:15 ` Maxime Ripard 2018-07-17 15:43 ` Chen-Yu Tsai 2018-07-17 15:43 ` Chen-Yu Tsai [not found] ` <CAGb2v64NRVaWpbDqiX0JX7_6uvypUpNEecPUj-sSjaK5X-hdQA-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org> 2018-07-18 15:22 ` Maxime Ripard 2018-07-18 15:22 ` Maxime Ripard 2018-07-30 9:27 ` Chen-Yu Tsai 2018-07-30 9:27 ` Chen-Yu Tsai [not found] ` <CAGb2v67XaWoBGX2Tn_J8LfBJiJja0yfRbM+QyHPLnXvQtBuGGw-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org> 2018-07-31 14:19 ` Maxime Ripard 2018-07-31 14:19 ` Maxime Ripard
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=CAGb2v65rE2nQbyeiSPAyTzw-n-EQsUwQABx3nrvXTu4JogFPBQ@mail.gmail.com \ --to=wens-jday2fn1rrm@public.gmane.org \ --cc=linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org \ --cc=linux-mmc-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \ --cc=linux-sunxi-/JYPxA39Uh5TLH3MbocFFw@public.gmane.org \ --cc=maxime.ripard-LDxbnhwyfcJBDgjK7y7TUQ@public.gmane.org \ --cc=ulf.hansson-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.