From: Hao Wu via <qemu-devel@nongnu.org>
To: Leif Lindholm <leif@nuviainc.com>
Cc: Laurent Desnogues <laurent.desnogues@gmail.com>,
Peter Maydell <peter.maydell@linaro.org>,
qemu-arm <qemu-arm@nongnu.org>,
QEMU Developers <qemu-devel@nongnu.org>
Subject: Re: [PATCH v3 3/6] target/arm: make ARMCPU.ctr 64-bit
Date: Fri, 8 Jan 2021 11:03:06 -0800 [thread overview]
Message-ID: <CAGcCb11BFE-LaYdOw0N7STyL+n20GZr6bNz5C0z44JtLS8KMKg@mail.gmail.com> (raw)
In-Reply-To: <20210108185154.8108-4-leif@nuviainc.com>
[-- Attachment #1: Type: text/plain, Size: 808 bytes --]
On Fri, Jan 8, 2021 at 10:54 AM Leif Lindholm <leif@nuviainc.com> wrote:
> When FEAT_MTE is implemented, the AArch64 view of CTR_EL0 adds the
> TminLine field in bits [37:32].
> Extend the ctr field to be able to hold this context.
>
> Signed-off-by: Leif Lindholm <leif@nuviainc.com>
>
Reviewed-by: Hao Wu <wuhaotsh@google.com>
> ---
> target/arm/cpu.h | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/target/arm/cpu.h b/target/arm/cpu.h
> index fadd1a47df..063228de2a 100644
> --- a/target/arm/cpu.h
> +++ b/target/arm/cpu.h
> @@ -931,7 +931,7 @@ struct ARMCPU {
> uint64_t midr;
> uint32_t revidr;
> uint32_t reset_fpsid;
> - uint32_t ctr;
> + uint64_t ctr;
> uint32_t reset_sctlr;
> uint64_t pmceid0;
> uint64_t pmceid1;
> --
> 2.20.1
>
>
>
[-- Attachment #2: Type: text/html, Size: 1468 bytes --]
next prev parent reply other threads:[~2021-01-08 19:04 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-01-08 18:51 [PATCH v3 0/6] target/arm: various changes to cpu.h Leif Lindholm
2021-01-08 18:51 ` [PATCH v3 1/6] target/arm: fix typo in cpu.h ID_AA64PFR1 field name Leif Lindholm
2021-01-08 18:51 ` [PATCH v3 2/6] target/arm: make ARMCPU.clidr 64-bit Leif Lindholm
2021-01-08 18:51 ` [PATCH v3 3/6] target/arm: make ARMCPU.ctr 64-bit Leif Lindholm
2021-01-08 19:03 ` Hao Wu via [this message]
2021-01-08 22:33 ` Richard Henderson
2021-01-11 10:31 ` Laurent Desnogues
2021-01-08 18:51 ` [PATCH v3 4/6] target/arm: add descriptions of CLIDR_EL1, CCSIDR_EL1, CTR_EL0 to cpu.h Leif Lindholm
2021-01-11 10:30 ` Laurent Desnogues
2021-01-08 18:51 ` [PATCH v3 5/6] target/arm: add aarch64 ID register fields " Leif Lindholm
2021-01-08 18:51 ` [PATCH v3 6/6] target/arm: add aarch32 " Leif Lindholm
2021-01-12 10:12 ` [PATCH v3 0/6] target/arm: various changes " Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAGcCb11BFE-LaYdOw0N7STyL+n20GZr6bNz5C0z44JtLS8KMKg@mail.gmail.com \
--to=qemu-devel@nongnu.org \
--cc=laurent.desnogues@gmail.com \
--cc=leif@nuviainc.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=wuhaotsh@google.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.