From: Amit Kucheria <amit.kucheria@linaro.org>
To: Georgi Djakov <georgi.djakov@linaro.org>
Cc: Andy Gross <andy.gross@linaro.org>,
bjorn.andersson@linaro.org, linux-arm-msm@vger.kernel.org,
lakml <linux-arm-kernel@lists.infradead.org>,
LKML <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH 4/4] arm64: dts: qcom: msm8916: Add CPU frequency scaling support
Date: Wed, 7 Feb 2018 18:27:23 +0530 [thread overview]
Message-ID: <CAHLCerN7Z1yUg_YtGei=BmLHLyobQLMy4d2hg3vv3xyL0Tsghg@mail.gmail.com> (raw)
In-Reply-To: <20180205144651.5934-4-georgi.djakov@linaro.org>
On Mon, Feb 5, 2018 at 8:16 PM, Georgi Djakov <georgi.djakov@linaro.org> wrote:
> Add a CPU OPP table to allow CPU frequency scaling on msm8916 platforms.
>
> Signed-off-by: Georgi Djakov <georgi.djakov@linaro.org>
For this series, please feel free to add my
Reviewed-by: Amit Kucheria <amit.kucheria@linaro.org>
Tested-by: Amit Kucheria <amit.kucheria@linaro.org>
It enables basic cpufreq on the DB410c in mainline after enabling
QCOM_APCS_IPC. I'll send out another patch to automatically select
this Kconfig option.
> ---
> arch/arm64/boot/dts/qcom/msm8916.dtsi | 26 ++++++++++++++++++++++++++
> 1 file changed, 26 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/qcom/msm8916.dtsi b/arch/arm64/boot/dts/qcom/msm8916.dtsi
> index 4539571a36b2..e4682779eec7 100644
> --- a/arch/arm64/boot/dts/qcom/msm8916.dtsi
> +++ b/arch/arm64/boot/dts/qcom/msm8916.dtsi
> @@ -113,6 +113,8 @@
> next-level-cache = <&L2_0>;
> enable-method = "psci";
> cpu-idle-states = <&CPU_SPC>;
> + clocks = <&apcs 0>;
> + operating-points-v2 = <&cpu_opp_table>;
> };
>
> CPU1: cpu@1 {
> @@ -122,6 +124,8 @@
> next-level-cache = <&L2_0>;
> enable-method = "psci";
> cpu-idle-states = <&CPU_SPC>;
> + clocks = <&apcs 0>;
> + operating-points-v2 = <&cpu_opp_table>;
> };
>
> CPU2: cpu@2 {
> @@ -131,6 +135,8 @@
> next-level-cache = <&L2_0>;
> enable-method = "psci";
> cpu-idle-states = <&CPU_SPC>;
> + clocks = <&apcs 0>;
> + operating-points-v2 = <&cpu_opp_table>;
> };
>
> CPU3: cpu@3 {
> @@ -140,6 +146,8 @@
> next-level-cache = <&L2_0>;
> enable-method = "psci";
> cpu-idle-states = <&CPU_SPC>;
> + clocks = <&apcs 0>;
> + operating-points-v2 = <&cpu_opp_table>;
> };
>
> L2_0: l2-cache {
> @@ -212,6 +220,24 @@
>
> };
>
> + cpu_opp_table: cpu_opp_table {
> + compatible = "operating-points-v2";
> + opp-shared;
> +
> + opp-200000000 {
> + opp-hz = /bits/ 64 <200000000>;
> + };
> + opp-400000000 {
> + opp-hz = /bits/ 64 <400000000>;
> + };
> + opp-800000000 {
> + opp-hz = /bits/ 64 <800000000>;
> + };
> + opp-998400000 {
> + opp-hz = /bits/ 64 <998400000>;
> + };
> + };
> +
> gpu_opp_table: opp_table {
> compatible = "operating-points-v2";
>
WARNING: multiple messages have this Message-ID (diff)
From: amit.kucheria@linaro.org (Amit Kucheria)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 4/4] arm64: dts: qcom: msm8916: Add CPU frequency scaling support
Date: Wed, 7 Feb 2018 18:27:23 +0530 [thread overview]
Message-ID: <CAHLCerN7Z1yUg_YtGei=BmLHLyobQLMy4d2hg3vv3xyL0Tsghg@mail.gmail.com> (raw)
In-Reply-To: <20180205144651.5934-4-georgi.djakov@linaro.org>
On Mon, Feb 5, 2018 at 8:16 PM, Georgi Djakov <georgi.djakov@linaro.org> wrote:
> Add a CPU OPP table to allow CPU frequency scaling on msm8916 platforms.
>
> Signed-off-by: Georgi Djakov <georgi.djakov@linaro.org>
For this series, please feel free to add my
Reviewed-by: Amit Kucheria <amit.kucheria@linaro.org>
Tested-by: Amit Kucheria <amit.kucheria@linaro.org>
It enables basic cpufreq on the DB410c in mainline after enabling
QCOM_APCS_IPC. I'll send out another patch to automatically select
this Kconfig option.
> ---
> arch/arm64/boot/dts/qcom/msm8916.dtsi | 26 ++++++++++++++++++++++++++
> 1 file changed, 26 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/qcom/msm8916.dtsi b/arch/arm64/boot/dts/qcom/msm8916.dtsi
> index 4539571a36b2..e4682779eec7 100644
> --- a/arch/arm64/boot/dts/qcom/msm8916.dtsi
> +++ b/arch/arm64/boot/dts/qcom/msm8916.dtsi
> @@ -113,6 +113,8 @@
> next-level-cache = <&L2_0>;
> enable-method = "psci";
> cpu-idle-states = <&CPU_SPC>;
> + clocks = <&apcs 0>;
> + operating-points-v2 = <&cpu_opp_table>;
> };
>
> CPU1: cpu at 1 {
> @@ -122,6 +124,8 @@
> next-level-cache = <&L2_0>;
> enable-method = "psci";
> cpu-idle-states = <&CPU_SPC>;
> + clocks = <&apcs 0>;
> + operating-points-v2 = <&cpu_opp_table>;
> };
>
> CPU2: cpu at 2 {
> @@ -131,6 +135,8 @@
> next-level-cache = <&L2_0>;
> enable-method = "psci";
> cpu-idle-states = <&CPU_SPC>;
> + clocks = <&apcs 0>;
> + operating-points-v2 = <&cpu_opp_table>;
> };
>
> CPU3: cpu at 3 {
> @@ -140,6 +146,8 @@
> next-level-cache = <&L2_0>;
> enable-method = "psci";
> cpu-idle-states = <&CPU_SPC>;
> + clocks = <&apcs 0>;
> + operating-points-v2 = <&cpu_opp_table>;
> };
>
> L2_0: l2-cache {
> @@ -212,6 +220,24 @@
>
> };
>
> + cpu_opp_table: cpu_opp_table {
> + compatible = "operating-points-v2";
> + opp-shared;
> +
> + opp-200000000 {
> + opp-hz = /bits/ 64 <200000000>;
> + };
> + opp-400000000 {
> + opp-hz = /bits/ 64 <400000000>;
> + };
> + opp-800000000 {
> + opp-hz = /bits/ 64 <800000000>;
> + };
> + opp-998400000 {
> + opp-hz = /bits/ 64 <998400000>;
> + };
> + };
> +
> gpu_opp_table: opp_table {
> compatible = "operating-points-v2";
>
next prev parent reply other threads:[~2018-02-07 12:57 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-02-05 14:46 [PATCH 1/4] arm64: dts: qcom: msm8916: Add msm8916 A53 PLL DT node Georgi Djakov
2018-02-05 14:46 ` Georgi Djakov
2018-02-05 14:46 ` [PATCH 2/4] arm64: dts: qcom: msm8916: Probe the APCS mailbox driver Georgi Djakov
2018-02-05 14:46 ` Georgi Djakov
2018-02-05 14:46 ` [PATCH 3/4] arm64: dts: qcom: msm8916: Add clock properties to the APCS node Georgi Djakov
2018-02-05 14:46 ` Georgi Djakov
2018-02-07 10:00 ` Amit Kucheria
2018-02-07 10:00 ` Amit Kucheria
2018-02-27 20:10 ` Andy Gross
2018-02-27 20:10 ` Andy Gross
2018-02-05 14:46 ` [PATCH 4/4] arm64: dts: qcom: msm8916: Add CPU frequency scaling support Georgi Djakov
2018-02-05 14:46 ` Georgi Djakov
2018-02-07 12:57 ` Amit Kucheria [this message]
2018-02-07 12:57 ` Amit Kucheria
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='CAHLCerN7Z1yUg_YtGei=BmLHLyobQLMy4d2hg3vv3xyL0Tsghg@mail.gmail.com' \
--to=amit.kucheria@linaro.org \
--cc=andy.gross@linaro.org \
--cc=bjorn.andersson@linaro.org \
--cc=georgi.djakov@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.