From: Arnd Bergmann <arnd@arndb.de>
To: Linus Torvalds <torvalds@linux-foundation.org>
Cc: Linux Kernel Mailing List <linux-kernel@vger.kernel.org>,
SoC Team <soc@kernel.org>,
Linux ARM <linux-arm-kernel@lists.infradead.org>
Subject: [GIT PULL 5/5] ARM: new SoC support for v5.9
Date: Mon, 3 Aug 2020 23:50:19 +0200 [thread overview]
Message-ID: <CAK8P3a09DTN6GO5FK0hygdCx-Fh5JM=jdOTubpM4jcLjgTsjCA@mail.gmail.com> (raw)
In-Reply-To: <CAK8P3a1vFJ+uUGPGifZGhECXvxA=2u745WrGNZb08s1nHkZQ9g@mail.gmail.com>
The following changes since commit 48778464bb7d346b47157d21ffde2af6b2d39110:
Linux 5.8-rc2 (2020-06-21 15:45:29 -0700)
are available in the Git repository at:
git://git.kernel.org/pub/scm/linux/kernel/git/soc/soc.git tags/arm-newsoc-5.9
for you to fetch changes up to 892900a70b6c6664fe9ce0d4e2a5b6b4c821c0e3:
ARM: mstar: Correct the compatible string for pmsleep (2020-07-31
10:58:39 +0200)
----------------------------------------------------------------
ARM: new SoC support for v5.9
There are three SoC families newly dded to the 32-bit and
64-bit Arm architecture code in the kernel this time:
- Daniel Palmer adds initial support for two chips made by MStar, a
taiwanese SoC manufacturer that became part of Mediatek in 2012. For
now, the added support is fairly minimal, with just two of its
Cortex-A7 based 32-bit camera chips getting support for a limited
set of on-chip peripherals.
- Lars Povlsen from Microchip adds support for their new Sparx5
family of ethernet switch chips using 64-bit Cortex-A53 cores.
These are descended from earlier VSC7xxx SparX and Ocelot chips
using 32-bit MIPS cores.
- Daniele Alessandrelli from Intel adds support for the new Keem Bay
SoC for computer vision, built around a Movidius VPU with Linux
running on Arm Cortex-A53 cores.
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
----------------------------------------------------------------
Daniel Palmer (25):
dt-bindings: vendor-prefixes: Add mstar vendor prefix
dt-bindings: vendor-prefixes: Add sstar vendor prefix
dt-bindings: vendor-prefixes: Add 70mai vendor prefix
dt-bindings: vendor-prefixes: Add thingy.jp prefix
dt-bindings: arm: Add mstar YAML schema
ARM: mstar: Add machine for MStar/Sigmastar Armv7 SoCs
ARM: mstar: Add binding details for mstar,l3bridge
ARM: mstar: Add Armv7 base dtsi
ARM: mstar: Add infinity/infinity3 family dtsis
ARM: mstar: Add mercury5 series dtsis
ARM: mstar: Add dts for msc313(e) based BreadBee boards
ARM: mstar: Add dts for 70mai midrive d08
ARM: mstar: Fix dts filename for 70mai midrive d08
dt-bindings: arm: mstar: Add binding details for mstar, pmsleep
dt-bindings: arm: mstar: Move existing MStar binding descriptions
ARM: mstar: Add IMI SRAM region
ARM: mstar: Adjust IMI size of infinity
ARM: mstar: Adjust IMI size for mercury5
ARM: mstar: Adjust IMI size for infinity3
ARM: mstar: Add PMU
ARM: mstar: Add "pmsleep" node to base dtsi
ARM: mstar: Add reboot support
dt-bindings: mfd: syscon: add compatible string for mstar,msc313-pmsleep
dt-bindings: arm: mstar: remove the binding description for mstar,pmsleep
ARM: mstar: Correct the compatible string for pmsleep
Daniele Alessandrelli (5):
arm64: Add config for Keem Bay SoC
dt-bindings: arm: Add Keem Bay bindings
MAINTAINERS: Add maintainers for Keem Bay SoC
arm64: dts: keembay: Add device tree for Keem Bay SoC
arm64: dts: keembay: Add device tree for Keem Bay EVM board
Lars Povlsen (8):
dt-bindings: arm: sparx5: Add documentation for Microchip Sparx5 SoC
arm64: sparx5: Add support for Microchip 2xA53 SoC
arm64: dts: sparx5: Add basic cpu support
arm64: dts: sparx5: Add pinctrl support
dt-bindings: clock: sparx5: Add Sparx5 SoC DPLL clock
dt-bindings: clock: sparx5: Add bindings include file
arm64: dts: sparx5: Add Sparx5 SoC DPLL clock
arm64: dts: sparx5: Add i2c devices, i2c muxes
.../devicetree/bindings/arm/intel,keembay.yaml | 19 ++
.../devicetree/bindings/arm/microchip,sparx5.yaml | 65 ++++++
.../bindings/arm/mstar/mstar,l3bridge.yaml | 44 ++++
.../devicetree/bindings/arm/mstar/mstar.yaml | 33 +++
.../bindings/clock/microchip,sparx5-dpll.yaml | 52 +++++
Documentation/devicetree/bindings/mfd/syscon.yaml | 2 +
.../devicetree/bindings/vendor-prefixes.yaml | 8 +
MAINTAINERS | 28 +++
arch/arm/Kconfig | 2 +
arch/arm/Makefile | 1 +
arch/arm/boot/dts/Makefile | 4 +
.../boot/dts/infinity-msc313-breadbee_crust.dts | 25 ++
arch/arm/boot/dts/infinity-msc313.dtsi | 14 ++
arch/arm/boot/dts/infinity.dtsi | 11 +
arch/arm/boot/dts/infinity3-msc313e-breadbee.dts | 25 ++
arch/arm/boot/dts/infinity3-msc313e.dtsi | 14 ++
arch/arm/boot/dts/infinity3.dtsi | 11 +
arch/arm/boot/dts/mercury5-ssc8336n-midrived08.dts | 25 ++
arch/arm/boot/dts/mercury5-ssc8336n.dtsi | 14 ++
arch/arm/boot/dts/mercury5.dtsi | 11 +
arch/arm/boot/dts/mstar-v7.dtsi | 107 +++++++++
arch/arm/mach-mstar/Kconfig | 26 +++
arch/arm/mach-mstar/Makefile | 1 +
arch/arm/mach-mstar/mstarv7.c | 80 +++++++
arch/arm64/Kconfig.platforms | 19 ++
arch/arm64/boot/dts/Makefile | 1 +
arch/arm64/boot/dts/intel/Makefile | 1 +
arch/arm64/boot/dts/intel/keembay-evm.dts | 37 +++
arch/arm64/boot/dts/intel/keembay-soc.dtsi | 123 ++++++++++
arch/arm64/boot/dts/microchip/Makefile | 4 +
arch/arm64/boot/dts/microchip/sparx5.dtsi | 213 +++++++++++++++++
arch/arm64/boot/dts/microchip/sparx5_pcb125.dts | 21 ++
arch/arm64/boot/dts/microchip/sparx5_pcb134.dts | 17 ++
.../boot/dts/microchip/sparx5_pcb134_board.dtsi | 252 +++++++++++++++++++++
.../boot/dts/microchip/sparx5_pcb134_emmc.dts | 17 ++
arch/arm64/boot/dts/microchip/sparx5_pcb135.dts | 17 ++
.../boot/dts/microchip/sparx5_pcb135_board.dtsi | 92 ++++++++
.../boot/dts/microchip/sparx5_pcb135_emmc.dts | 17 ++
.../boot/dts/microchip/sparx5_pcb_common.dtsi | 19 ++
include/dt-bindings/clock/microchip,sparx5.h | 23 ++
40 files changed, 1495 insertions(+)
create mode 100644 Documentation/devicetree/bindings/arm/intel,keembay.yaml
create mode 100644 Documentation/devicetree/bindings/arm/microchip,sparx5.yaml
create mode 100644
Documentation/devicetree/bindings/arm/mstar/mstar,l3bridge.yaml
create mode 100644 Documentation/devicetree/bindings/arm/mstar/mstar.yaml
create mode 100644
Documentation/devicetree/bindings/clock/microchip,sparx5-dpll.yaml
create mode 100644 arch/arm/boot/dts/infinity-msc313-breadbee_crust.dts
create mode 100644 arch/arm/boot/dts/infinity-msc313.dtsi
create mode 100644 arch/arm/boot/dts/infinity.dtsi
create mode 100644 arch/arm/boot/dts/infinity3-msc313e-breadbee.dts
create mode 100644 arch/arm/boot/dts/infinity3-msc313e.dtsi
create mode 100644 arch/arm/boot/dts/infinity3.dtsi
create mode 100644 arch/arm/boot/dts/mercury5-ssc8336n-midrived08.dts
create mode 100644 arch/arm/boot/dts/mercury5-ssc8336n.dtsi
create mode 100644 arch/arm/boot/dts/mercury5.dtsi
create mode 100644 arch/arm/boot/dts/mstar-v7.dtsi
create mode 100644 arch/arm/mach-mstar/Kconfig
create mode 100644 arch/arm/mach-mstar/Makefile
create mode 100644 arch/arm/mach-mstar/mstarv7.c
create mode 100644 arch/arm64/boot/dts/intel/keembay-evm.dts
create mode 100644 arch/arm64/boot/dts/intel/keembay-soc.dtsi
create mode 100644 arch/arm64/boot/dts/microchip/Makefile
create mode 100644 arch/arm64/boot/dts/microchip/sparx5.dtsi
create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb125.dts
create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb134.dts
create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb134_board.dtsi
create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb134_emmc.dts
create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb135.dts
create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb135_board.dtsi
create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb135_emmc.dts
create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb_common.dtsi
create mode 100644 include/dt-bindings/clock/microchip,sparx5.h
WARNING: multiple messages have this Message-ID (diff)
From: Arnd Bergmann <arnd@arndb.de>
To: Linus Torvalds <torvalds@linux-foundation.org>
Cc: SoC Team <soc@kernel.org>,
Linux Kernel Mailing List <linux-kernel@vger.kernel.org>,
Linux ARM <linux-arm-kernel@lists.infradead.org>
Subject: [GIT PULL 5/5] ARM: new SoC support for v5.9
Date: Mon, 3 Aug 2020 23:50:19 +0200 [thread overview]
Message-ID: <CAK8P3a09DTN6GO5FK0hygdCx-Fh5JM=jdOTubpM4jcLjgTsjCA@mail.gmail.com> (raw)
In-Reply-To: <CAK8P3a1vFJ+uUGPGifZGhECXvxA=2u745WrGNZb08s1nHkZQ9g@mail.gmail.com>
The following changes since commit 48778464bb7d346b47157d21ffde2af6b2d39110:
Linux 5.8-rc2 (2020-06-21 15:45:29 -0700)
are available in the Git repository at:
git://git.kernel.org/pub/scm/linux/kernel/git/soc/soc.git tags/arm-newsoc-5.9
for you to fetch changes up to 892900a70b6c6664fe9ce0d4e2a5b6b4c821c0e3:
ARM: mstar: Correct the compatible string for pmsleep (2020-07-31
10:58:39 +0200)
----------------------------------------------------------------
ARM: new SoC support for v5.9
There are three SoC families newly dded to the 32-bit and
64-bit Arm architecture code in the kernel this time:
- Daniel Palmer adds initial support for two chips made by MStar, a
taiwanese SoC manufacturer that became part of Mediatek in 2012. For
now, the added support is fairly minimal, with just two of its
Cortex-A7 based 32-bit camera chips getting support for a limited
set of on-chip peripherals.
- Lars Povlsen from Microchip adds support for their new Sparx5
family of ethernet switch chips using 64-bit Cortex-A53 cores.
These are descended from earlier VSC7xxx SparX and Ocelot chips
using 32-bit MIPS cores.
- Daniele Alessandrelli from Intel adds support for the new Keem Bay
SoC for computer vision, built around a Movidius VPU with Linux
running on Arm Cortex-A53 cores.
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
----------------------------------------------------------------
Daniel Palmer (25):
dt-bindings: vendor-prefixes: Add mstar vendor prefix
dt-bindings: vendor-prefixes: Add sstar vendor prefix
dt-bindings: vendor-prefixes: Add 70mai vendor prefix
dt-bindings: vendor-prefixes: Add thingy.jp prefix
dt-bindings: arm: Add mstar YAML schema
ARM: mstar: Add machine for MStar/Sigmastar Armv7 SoCs
ARM: mstar: Add binding details for mstar,l3bridge
ARM: mstar: Add Armv7 base dtsi
ARM: mstar: Add infinity/infinity3 family dtsis
ARM: mstar: Add mercury5 series dtsis
ARM: mstar: Add dts for msc313(e) based BreadBee boards
ARM: mstar: Add dts for 70mai midrive d08
ARM: mstar: Fix dts filename for 70mai midrive d08
dt-bindings: arm: mstar: Add binding details for mstar, pmsleep
dt-bindings: arm: mstar: Move existing MStar binding descriptions
ARM: mstar: Add IMI SRAM region
ARM: mstar: Adjust IMI size of infinity
ARM: mstar: Adjust IMI size for mercury5
ARM: mstar: Adjust IMI size for infinity3
ARM: mstar: Add PMU
ARM: mstar: Add "pmsleep" node to base dtsi
ARM: mstar: Add reboot support
dt-bindings: mfd: syscon: add compatible string for mstar,msc313-pmsleep
dt-bindings: arm: mstar: remove the binding description for mstar,pmsleep
ARM: mstar: Correct the compatible string for pmsleep
Daniele Alessandrelli (5):
arm64: Add config for Keem Bay SoC
dt-bindings: arm: Add Keem Bay bindings
MAINTAINERS: Add maintainers for Keem Bay SoC
arm64: dts: keembay: Add device tree for Keem Bay SoC
arm64: dts: keembay: Add device tree for Keem Bay EVM board
Lars Povlsen (8):
dt-bindings: arm: sparx5: Add documentation for Microchip Sparx5 SoC
arm64: sparx5: Add support for Microchip 2xA53 SoC
arm64: dts: sparx5: Add basic cpu support
arm64: dts: sparx5: Add pinctrl support
dt-bindings: clock: sparx5: Add Sparx5 SoC DPLL clock
dt-bindings: clock: sparx5: Add bindings include file
arm64: dts: sparx5: Add Sparx5 SoC DPLL clock
arm64: dts: sparx5: Add i2c devices, i2c muxes
.../devicetree/bindings/arm/intel,keembay.yaml | 19 ++
.../devicetree/bindings/arm/microchip,sparx5.yaml | 65 ++++++
.../bindings/arm/mstar/mstar,l3bridge.yaml | 44 ++++
.../devicetree/bindings/arm/mstar/mstar.yaml | 33 +++
.../bindings/clock/microchip,sparx5-dpll.yaml | 52 +++++
Documentation/devicetree/bindings/mfd/syscon.yaml | 2 +
.../devicetree/bindings/vendor-prefixes.yaml | 8 +
MAINTAINERS | 28 +++
arch/arm/Kconfig | 2 +
arch/arm/Makefile | 1 +
arch/arm/boot/dts/Makefile | 4 +
.../boot/dts/infinity-msc313-breadbee_crust.dts | 25 ++
arch/arm/boot/dts/infinity-msc313.dtsi | 14 ++
arch/arm/boot/dts/infinity.dtsi | 11 +
arch/arm/boot/dts/infinity3-msc313e-breadbee.dts | 25 ++
arch/arm/boot/dts/infinity3-msc313e.dtsi | 14 ++
arch/arm/boot/dts/infinity3.dtsi | 11 +
arch/arm/boot/dts/mercury5-ssc8336n-midrived08.dts | 25 ++
arch/arm/boot/dts/mercury5-ssc8336n.dtsi | 14 ++
arch/arm/boot/dts/mercury5.dtsi | 11 +
arch/arm/boot/dts/mstar-v7.dtsi | 107 +++++++++
arch/arm/mach-mstar/Kconfig | 26 +++
arch/arm/mach-mstar/Makefile | 1 +
arch/arm/mach-mstar/mstarv7.c | 80 +++++++
arch/arm64/Kconfig.platforms | 19 ++
arch/arm64/boot/dts/Makefile | 1 +
arch/arm64/boot/dts/intel/Makefile | 1 +
arch/arm64/boot/dts/intel/keembay-evm.dts | 37 +++
arch/arm64/boot/dts/intel/keembay-soc.dtsi | 123 ++++++++++
arch/arm64/boot/dts/microchip/Makefile | 4 +
arch/arm64/boot/dts/microchip/sparx5.dtsi | 213 +++++++++++++++++
arch/arm64/boot/dts/microchip/sparx5_pcb125.dts | 21 ++
arch/arm64/boot/dts/microchip/sparx5_pcb134.dts | 17 ++
.../boot/dts/microchip/sparx5_pcb134_board.dtsi | 252 +++++++++++++++++++++
.../boot/dts/microchip/sparx5_pcb134_emmc.dts | 17 ++
arch/arm64/boot/dts/microchip/sparx5_pcb135.dts | 17 ++
.../boot/dts/microchip/sparx5_pcb135_board.dtsi | 92 ++++++++
.../boot/dts/microchip/sparx5_pcb135_emmc.dts | 17 ++
.../boot/dts/microchip/sparx5_pcb_common.dtsi | 19 ++
include/dt-bindings/clock/microchip,sparx5.h | 23 ++
40 files changed, 1495 insertions(+)
create mode 100644 Documentation/devicetree/bindings/arm/intel,keembay.yaml
create mode 100644 Documentation/devicetree/bindings/arm/microchip,sparx5.yaml
create mode 100644
Documentation/devicetree/bindings/arm/mstar/mstar,l3bridge.yaml
create mode 100644 Documentation/devicetree/bindings/arm/mstar/mstar.yaml
create mode 100644
Documentation/devicetree/bindings/clock/microchip,sparx5-dpll.yaml
create mode 100644 arch/arm/boot/dts/infinity-msc313-breadbee_crust.dts
create mode 100644 arch/arm/boot/dts/infinity-msc313.dtsi
create mode 100644 arch/arm/boot/dts/infinity.dtsi
create mode 100644 arch/arm/boot/dts/infinity3-msc313e-breadbee.dts
create mode 100644 arch/arm/boot/dts/infinity3-msc313e.dtsi
create mode 100644 arch/arm/boot/dts/infinity3.dtsi
create mode 100644 arch/arm/boot/dts/mercury5-ssc8336n-midrived08.dts
create mode 100644 arch/arm/boot/dts/mercury5-ssc8336n.dtsi
create mode 100644 arch/arm/boot/dts/mercury5.dtsi
create mode 100644 arch/arm/boot/dts/mstar-v7.dtsi
create mode 100644 arch/arm/mach-mstar/Kconfig
create mode 100644 arch/arm/mach-mstar/Makefile
create mode 100644 arch/arm/mach-mstar/mstarv7.c
create mode 100644 arch/arm64/boot/dts/intel/keembay-evm.dts
create mode 100644 arch/arm64/boot/dts/intel/keembay-soc.dtsi
create mode 100644 arch/arm64/boot/dts/microchip/Makefile
create mode 100644 arch/arm64/boot/dts/microchip/sparx5.dtsi
create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb125.dts
create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb134.dts
create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb134_board.dtsi
create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb134_emmc.dts
create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb135.dts
create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb135_board.dtsi
create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb135_emmc.dts
create mode 100644 arch/arm64/boot/dts/microchip/sparx5_pcb_common.dtsi
create mode 100644 include/dt-bindings/clock/microchip,sparx5.h
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2020-08-03 21:50 UTC|newest]
Thread overview: 41+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-08-03 21:34 [GIT PULL 0/5] ARM: SoC: changes for v5.9 Arnd Bergmann
2020-08-03 21:34 ` Arnd Bergmann
2020-08-03 21:36 ` [GIT PULL 1/5] ARM: defconfig updates " Arnd Bergmann
2020-08-03 21:36 ` Arnd Bergmann
2020-08-04 2:45 ` pr-tracker-bot
2020-08-03 21:44 ` [GIT PULL 2/5] ARM: SoC: DT changes " Arnd Bergmann
2020-08-03 21:44 ` Arnd Bergmann
2020-08-04 2:45 ` pr-tracker-bot
2020-08-03 21:47 ` [GIT PULL 3/5] ARM: SoC " Arnd Bergmann
2020-08-03 21:47 ` Arnd Bergmann
2020-08-04 2:45 ` pr-tracker-bot
2020-08-04 7:02 ` Joel Stanley
2020-08-04 7:02 ` Joel Stanley
2020-08-04 7:33 ` Andy Shevchenko
2020-08-04 7:33 ` Andy Shevchenko
2020-08-04 7:39 ` Andy Shevchenko
2020-08-04 7:39 ` Andy Shevchenko
2020-08-04 7:55 ` Linus Walleij
2020-08-04 7:55 ` Linus Walleij
2020-08-04 18:38 ` Linus Torvalds
2020-08-04 18:38 ` Linus Torvalds
2020-08-03 21:49 ` [GIT PULL 4/5] ARM: SoC driver updates " Arnd Bergmann
2020-08-03 21:49 ` Arnd Bergmann
2020-08-04 2:45 ` pr-tracker-bot
2020-08-03 21:50 ` Arnd Bergmann [this message]
2020-08-03 21:50 ` [GIT PULL 5/5] ARM: new SoC support " Arnd Bergmann
2020-08-04 2:45 ` pr-tracker-bot
2020-08-05 17:27 ` [GIT PULL 0/5] ARM: SoC: changes " Pavel Machek
2020-08-05 17:27 ` Pavel Machek
2020-08-05 19:06 ` Arnd Bergmann
2020-08-05 19:06 ` Arnd Bergmann
2020-08-05 19:28 ` Konrad Dybcio
2020-08-05 19:28 ` Konrad Dybcio
2020-08-05 19:45 ` Pavel Machek
2020-08-05 19:45 ` Pavel Machek
2020-08-05 19:58 ` Konrad Dybcio
2020-08-05 19:58 ` Konrad Dybcio
2020-08-05 22:12 ` Konrad Dybcio
2020-08-05 22:12 ` Konrad Dybcio
2020-08-05 19:32 ` Pavel Machek
2020-08-05 19:32 ` Pavel Machek
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='CAK8P3a09DTN6GO5FK0hygdCx-Fh5JM=jdOTubpM4jcLjgTsjCA@mail.gmail.com' \
--to=arnd@arndb.de \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=soc@kernel.org \
--cc=torvalds@linux-foundation.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.