All of lore.kernel.org
 help / color / mirror / Atom feed
From: Arnd Bergmann <arnd@arndb.de>
To: Andrej Picej <andrej.picej@norik.com>
Cc: DTML <devicetree@vger.kernel.org>,
	 Linux ARM <linux-arm-kernel@lists.infradead.org>,
	SoC Team <soc@kernel.org>,  Rob Herring <robh+dt@kernel.org>,
	Sascha Hauer <kernel@pengutronix.de>,
	 Shawn Guo <shawnguo@kernel.org>, Leo Li <leoyang.li@nxp.com>,
	 Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com>,
	Oleksij Rempel <linux@rempel-privat.de>,
	 Fabio Estevam <festevam@gmail.com>,
	Arnd Bergmann <arnd@arndb.de>, NXP Linux Team <linux-imx@nxp.com>,
	 Yunus Bas <y.bas@phytec.de>
Subject: Re: [PATCH 0/4] PHYTEC i.MX 6UL/ULL devicetree patches
Date: Mon, 13 Dec 2021 17:13:14 +0100	[thread overview]
Message-ID: <CAK8P3a30OQ9AUSU2p4X3R90GwEOLLY3h4Vj78Tr01JKb2NLZHA@mail.gmail.com> (raw)
In-Reply-To: <20211201125327.3704500-1-andrej.picej@norik.com>

On Wed, Dec 1, 2021 at 1:53 PM Andrej Picej <andrej.picej@norik.com> wrote:
>
> Hi all,
>
> this patch series contains PHYTEC i.MX 6UL/ULL devicetree patches not
> yet upstreamed.
>
> First and second patch add devicetree for relatively new phyGATE
> Tauri-S, which is based on i.MX 6ULL.
>
> Third patch changes USB LDO voltage for i.MX 6UL/ULL phyCORE devices so
> they match USB Full-speed compliance.
>
> The fourth patch moves from using 2 pwm-cell to default 3 cell pwm
> property.

Hi Andrej,

We don't normally merge board specific changes directly into the SoC
tree, please
resend to the i.MX maintainers. You can keep the rest of the Cc list except for
soc@kernel.org.

As a general rule, try to make the "To:" address of the patch series the person
that you expect to act on it, either reviewing or applying.

        Arnd

WARNING: multiple messages have this Message-ID (diff)
From: Arnd Bergmann <arnd@arndb.de>
To: Andrej Picej <andrej.picej@norik.com>
Cc: DTML <devicetree@vger.kernel.org>,
	 Linux ARM <linux-arm-kernel@lists.infradead.org>,
	SoC Team <soc@kernel.org>,  Rob Herring <robh+dt@kernel.org>,
	Sascha Hauer <kernel@pengutronix.de>,
	 Shawn Guo <shawnguo@kernel.org>, Leo Li <leoyang.li@nxp.com>,
	 Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com>,
	Oleksij Rempel <linux@rempel-privat.de>,
	 Fabio Estevam <festevam@gmail.com>,
	Arnd Bergmann <arnd@arndb.de>, NXP Linux Team <linux-imx@nxp.com>,
	Yunus Bas <y.bas@phytec.de>
Subject: Re: [PATCH 0/4] PHYTEC i.MX 6UL/ULL devicetree patches
Date: Mon, 13 Dec 2021 17:13:14 +0100	[thread overview]
Message-ID: <CAK8P3a30OQ9AUSU2p4X3R90GwEOLLY3h4Vj78Tr01JKb2NLZHA@mail.gmail.com> (raw)
In-Reply-To: <20211201125327.3704500-1-andrej.picej@norik.com>

On Wed, Dec 1, 2021 at 1:53 PM Andrej Picej <andrej.picej@norik.com> wrote:
>
> Hi all,
>
> this patch series contains PHYTEC i.MX 6UL/ULL devicetree patches not
> yet upstreamed.
>
> First and second patch add devicetree for relatively new phyGATE
> Tauri-S, which is based on i.MX 6ULL.
>
> Third patch changes USB LDO voltage for i.MX 6UL/ULL phyCORE devices so
> they match USB Full-speed compliance.
>
> The fourth patch moves from using 2 pwm-cell to default 3 cell pwm
> property.

Hi Andrej,

We don't normally merge board specific changes directly into the SoC
tree, please
resend to the i.MX maintainers. You can keep the rest of the Cc list except for
soc@kernel.org.

As a general rule, try to make the "To:" address of the patch series the person
that you expect to act on it, either reviewing or applying.

        Arnd

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  parent reply	other threads:[~2021-12-13 16:13 UTC|newest]

Thread overview: 18+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-12-01 12:53 [PATCH 0/4] PHYTEC i.MX 6UL/ULL devicetree patches Andrej Picej
2021-12-01 12:53 ` Andrej Picej
2021-12-01 12:53 ` [PATCH 1/4] dt-bindings: arm: fsl: add PHYTEC phyGATE Tauri i.MX6 ULL Andrej Picej
2021-12-01 12:53   ` Andrej Picej
2021-12-13 19:15   ` Rob Herring
2021-12-13 19:15     ` Rob Herring
2021-12-16  8:45     ` Andrej Picej
2021-12-16  8:45       ` Andrej Picej
2021-12-01 12:53 ` [PATCH 2/4] ARM: dts: imx6ull: Add support for PHYTEC phyGATE-Tauri-S with i.MX 6ULL Andrej Picej
2021-12-01 12:53   ` Andrej Picej
2021-12-01 12:53 ` [PATCH 3/4] ARM: dts: imx6ul: phycore: Change USB LDO voltage for usb compliance Andrej Picej
2021-12-01 12:53   ` Andrej Picej
2021-12-01 12:53 ` [PATCH 4/4] ARM: dts: imx6ul: peb-av-02: move to 3 cell pwm Andrej Picej
2021-12-01 12:53   ` Andrej Picej
2021-12-13 16:13 ` Arnd Bergmann [this message]
2021-12-13 16:13   ` [PATCH 0/4] PHYTEC i.MX 6UL/ULL devicetree patches Arnd Bergmann
2021-12-16  7:13   ` Andrej Picej
2021-12-16  7:13     ` Andrej Picej

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=CAK8P3a30OQ9AUSU2p4X3R90GwEOLLY3h4Vj78Tr01JKb2NLZHA@mail.gmail.com \
    --to=arnd@arndb.de \
    --cc=andrej.picej@norik.com \
    --cc=devicetree@vger.kernel.org \
    --cc=festevam@gmail.com \
    --cc=kernel@pengutronix.de \
    --cc=krzysztof.kozlowski@canonical.com \
    --cc=leoyang.li@nxp.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-imx@nxp.com \
    --cc=linux@rempel-privat.de \
    --cc=robh+dt@kernel.org \
    --cc=shawnguo@kernel.org \
    --cc=soc@kernel.org \
    --cc=y.bas@phytec.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.