* [U-Boot] [PATCH] powerpc/p5040: add serdes2 memory map register define
2013-01-17 15:26 [U-Boot] [PATCH] powerpc/p5040: add serdes2 memory map register define Roy Zang
@ 2013-01-17 15:23 ` Tabi Timur-B04825
2013-01-23 19:58 ` Andy Fleming
1 sibling, 0 replies; 3+ messages in thread
From: Tabi Timur-B04825 @ 2013-01-17 15:23 UTC (permalink / raw)
To: u-boot
On Thu, Jan 17, 2013 at 9:26 AM, Roy Zang <tie-fei.zang@freescale.com> wrote:
> Signed-off-by: Roy Zang <tie-fei.zang@freescale.com>
> ---
Why? We don't need this for P5040 support.
--
Timur Tabi
Linux kernel developer at Freescale
^ permalink raw reply [flat|nested] 3+ messages in thread
* [U-Boot] [PATCH] powerpc/p5040: add serdes2 memory map register define
@ 2013-01-17 15:26 Roy Zang
2013-01-17 15:23 ` Tabi Timur-B04825
2013-01-23 19:58 ` Andy Fleming
0 siblings, 2 replies; 3+ messages in thread
From: Roy Zang @ 2013-01-17 15:26 UTC (permalink / raw)
To: u-boot
Signed-off-by: Roy Zang <tie-fei.zang@freescale.com>
---
arch/powerpc/include/asm/immap_85xx.h | 26 ++++++++++++++++++++++++++
1 file changed, 26 insertions(+)
diff --git a/arch/powerpc/include/asm/immap_85xx.h b/arch/powerpc/include/asm/immap_85xx.h
index 296b549..0f15799 100644
--- a/arch/powerpc/include/asm/immap_85xx.h
+++ b/arch/powerpc/include/asm/immap_85xx.h
@@ -2648,6 +2648,32 @@ typedef struct serdes_corenet {
} serdes_corenet_t;
#endif /* CONFIG_SYS_FSL_QORIQ_CHASSIS2 */
+typedef struct serdes2_corenet {
+ u32 rstctl; /* Reset Control Register */
+ u32 pllcr0; /* PLL Control Register 0 */
+ u32 pllcr1; /* PLL Control Register 1 */
+ u32 res1[25];
+ u32 srdstcalcr; /* TX Calibration Control */
+ u32 res2[3];
+ u32 srdsrcalcr; /* RX Calibration Control */
+ u32 res3[3];
+ u32 srdsgr0; /* General Register 0 */
+ u32 res4[11];
+ u32 srdspccr0; /* Protocol Converter Config 0 */
+ u32 res5[79];
+ struct {
+ u32 gcr0; /* General Control Register 0 */
+ u32 gcr1; /* General Control Register 1 */
+ u32 res1[2];
+ u32 recr0; /* Receive Equalization Control Reg 0 */
+ u32 res2;
+ u32 tecr0; /* TX Equalization Control Reg 0 */
+ u32 res3;
+ u32 ttlcr0; /* Transition Tracking Loop Ctrl 0 */
+ u32 res4[7];
+ } lane[2];
+} serdes2_corenet_t;
+
enum {
FSL_SRDS_B1_LANE_A = 0,
FSL_SRDS_B1_LANE_B = 1,
--
1.7.9.5
^ permalink raw reply related [flat|nested] 3+ messages in thread
* [U-Boot] [PATCH] powerpc/p5040: add serdes2 memory map register define
2013-01-17 15:26 [U-Boot] [PATCH] powerpc/p5040: add serdes2 memory map register define Roy Zang
2013-01-17 15:23 ` Tabi Timur-B04825
@ 2013-01-23 19:58 ` Andy Fleming
1 sibling, 0 replies; 3+ messages in thread
From: Andy Fleming @ 2013-01-23 19:58 UTC (permalink / raw)
To: u-boot
On Thu, Jan 17, 2013 at 9:26 AM, Roy Zang <tie-fei.zang@freescale.com>wrote:
> Signed-off-by: Roy Zang <tie-fei.zang@freescale.com>
> ---
> arch/powerpc/include/asm/immap_85xx.h | 26 ++++++++++++++++++++++++++
> 1 file changed, 26 insertions(+)
>
> diff --git a/arch/powerpc/include/asm/immap_85xx.h
> b/arch/powerpc/include/asm/immap_85xx.h
> index 296b549..0f15799 100644
> --- a/arch/powerpc/include/asm/immap_85xx.h
> +++ b/arch/powerpc/include/asm/immap_85xx.h
> @@ -2648,6 +2648,32 @@ typedef struct serdes_corenet {
> } serdes_corenet_t;
> #endif /* CONFIG_SYS_FSL_QORIQ_CHASSIS2 */
>
> +typedef struct serdes2_corenet {
> + u32 rstctl; /* Reset Control Register */
> + u32 pllcr0; /* PLL Control Register 0 */
> + u32 pllcr1; /* PLL Control Register 1 */
> + u32 res1[25];
> + u32 srdstcalcr; /* TX Calibration Control */
> + u32 res2[3];
> + u32 srdsrcalcr; /* RX Calibration Control */
> + u32 res3[3];
> + u32 srdsgr0; /* General Register 0 */
> + u32 res4[11];
> + u32 srdspccr0; /* Protocol Converter Config 0 */
> + u32 res5[79];
> + struct {
> + u32 gcr0; /* General Control Register 0 */
> + u32 gcr1; /* General Control Register 1 */
> + u32 res1[2];
> + u32 recr0; /* Receive Equalization Control Reg 0 */
> + u32 res2;
> + u32 tecr0; /* TX Equalization Control Reg 0 */
> + u32 res3;
> + u32 ttlcr0; /* Transition Tracking Loop Ctrl 0 */
> + u32 res4[7];
> + } lane[2];
> +} serdes2_corenet_t;
> +
>
What makes it so that this is different from the other serdes reg
definitions. Why serdes2? Who uses this? The other serdes register
definitions are protected by #ifdefs. Why not this one?
Andy
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2013-01-23 19:58 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2013-01-17 15:26 [U-Boot] [PATCH] powerpc/p5040: add serdes2 memory map register define Roy Zang
2013-01-17 15:23 ` Tabi Timur-B04825
2013-01-23 19:58 ` Andy Fleming
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.