* [PATCH 0/1] Delete VIA DRM @ 2022-06-26 2:56 Kevin Brace 2022-06-26 2:56 ` [PATCH 1/1] drm/via: Delete VIA DRM code Kevin Brace 2022-06-26 7:51 ` [PATCH 0/1] Delete VIA DRM Sam Ravnborg 0 siblings, 2 replies; 5+ messages in thread From: Kevin Brace @ 2022-06-26 2:56 UTC (permalink / raw) To: dri-devel; +Cc: Kevin Brace From: Kevin Brace <kevinbrace@bracecomputerlab.com> This patch is a supplemental patch to delete VIA DRM so that the proposed OpenChrome DRM module can be compiled against drm-next-2022-06-03-1 tag of drm-next branch. Apply this patch first before applying the rest of OpenChrome DRM patches. Thanks to Sam Ravnborg for pointing out the deficiency of my proposed patches. Regards, Kevin Brace Brace Computer Laboratory blog https://bracecomputerlab.com --- Kevin Brace (1): drm/via: Delete VIA DRM code drivers/gpu/drm/Makefile | 1 - drivers/gpu/drm/via/Makefile | 8 - drivers/gpu/drm/via/via_3d_reg.h | 1650 ---------------------------- drivers/gpu/drm/via/via_dma.c | 744 ------------- drivers/gpu/drm/via/via_dmablit.c | 807 -------------- drivers/gpu/drm/via/via_dmablit.h | 140 --- drivers/gpu/drm/via/via_drv.c | 124 --- drivers/gpu/drm/via/via_drv.h | 229 ---- drivers/gpu/drm/via/via_irq.c | 388 ------- drivers/gpu/drm/via/via_map.c | 132 --- drivers/gpu/drm/via/via_mm.c | 241 ---- drivers/gpu/drm/via/via_verifier.c | 1110 ------------------- drivers/gpu/drm/via/via_verifier.h | 62 -- drivers/gpu/drm/via/via_video.c | 94 -- 14 files changed, 5730 deletions(-) delete mode 100644 drivers/gpu/drm/via/Makefile delete mode 100644 drivers/gpu/drm/via/via_3d_reg.h delete mode 100644 drivers/gpu/drm/via/via_dma.c delete mode 100644 drivers/gpu/drm/via/via_dmablit.c delete mode 100644 drivers/gpu/drm/via/via_dmablit.h delete mode 100644 drivers/gpu/drm/via/via_drv.c delete mode 100644 drivers/gpu/drm/via/via_drv.h delete mode 100644 drivers/gpu/drm/via/via_irq.c delete mode 100644 drivers/gpu/drm/via/via_map.c delete mode 100644 drivers/gpu/drm/via/via_mm.c delete mode 100644 drivers/gpu/drm/via/via_verifier.c delete mode 100644 drivers/gpu/drm/via/via_verifier.h delete mode 100644 drivers/gpu/drm/via/via_video.c -- 2.35.1 ^ permalink raw reply [flat|nested] 5+ messages in thread
* [PATCH 1/1] drm/via: Delete VIA DRM code 2022-06-26 2:56 [PATCH 0/1] Delete VIA DRM Kevin Brace @ 2022-06-26 2:56 ` Kevin Brace 2022-06-26 16:17 ` Peter Robinson 2022-06-26 7:51 ` [PATCH 0/1] Delete VIA DRM Sam Ravnborg 1 sibling, 1 reply; 5+ messages in thread From: Kevin Brace @ 2022-06-26 2:56 UTC (permalink / raw) To: dri-devel; +Cc: Kevin Brace From: Kevin Brace <kevinbrace@bracecomputerlab.com> Signed-off-by: Kevin Brace <kevinbrace@bracecomputerlab.com> --- drivers/gpu/drm/Makefile | 1 - drivers/gpu/drm/via/Makefile | 8 - drivers/gpu/drm/via/via_3d_reg.h | 1650 ---------------------------- drivers/gpu/drm/via/via_dma.c | 744 ------------- drivers/gpu/drm/via/via_dmablit.c | 807 -------------- drivers/gpu/drm/via/via_dmablit.h | 140 --- drivers/gpu/drm/via/via_drv.c | 124 --- drivers/gpu/drm/via/via_drv.h | 229 ---- drivers/gpu/drm/via/via_irq.c | 388 ------- drivers/gpu/drm/via/via_map.c | 132 --- drivers/gpu/drm/via/via_mm.c | 241 ---- drivers/gpu/drm/via/via_verifier.c | 1110 ------------------- drivers/gpu/drm/via/via_verifier.h | 62 -- drivers/gpu/drm/via/via_video.c | 94 -- 14 files changed, 5730 deletions(-) delete mode 100644 drivers/gpu/drm/via/Makefile delete mode 100644 drivers/gpu/drm/via/via_3d_reg.h delete mode 100644 drivers/gpu/drm/via/via_dma.c delete mode 100644 drivers/gpu/drm/via/via_dmablit.c delete mode 100644 drivers/gpu/drm/via/via_dmablit.h delete mode 100644 drivers/gpu/drm/via/via_drv.c delete mode 100644 drivers/gpu/drm/via/via_drv.h delete mode 100644 drivers/gpu/drm/via/via_irq.c delete mode 100644 drivers/gpu/drm/via/via_map.c delete mode 100644 drivers/gpu/drm/via/via_mm.c delete mode 100644 drivers/gpu/drm/via/via_verifier.c delete mode 100644 drivers/gpu/drm/via/via_verifier.h delete mode 100644 drivers/gpu/drm/via/via_video.c diff --git a/drivers/gpu/drm/Makefile b/drivers/gpu/drm/Makefile index 15fe3163f822..e6d0daca9bc2 100644 --- a/drivers/gpu/drm/Makefile +++ b/drivers/gpu/drm/Makefile @@ -97,7 +97,6 @@ obj-$(CONFIG_DRM_VC4) += vc4/ obj-$(CONFIG_DRM_SIS) += sis/ obj-$(CONFIG_DRM_SAVAGE)+= savage/ obj-$(CONFIG_DRM_VMWGFX)+= vmwgfx/ -obj-$(CONFIG_DRM_VIA) +=via/ obj-$(CONFIG_DRM_VGEM) += vgem/ obj-$(CONFIG_DRM_VKMS) += vkms/ obj-$(CONFIG_DRM_NOUVEAU) +=nouveau/ diff --git a/drivers/gpu/drm/via/Makefile b/drivers/gpu/drm/via/Makefile deleted file mode 100644 index 84db4eee7828..000000000000 --- a/drivers/gpu/drm/via/Makefile +++ /dev/null @@ -1,8 +0,0 @@ -# SPDX-License-Identifier: GPL-2.0-only -# -# Makefile for the drm device driver. This driver provides support for the -# Direct Rendering Infrastructure (DRI) in XFree86 4.1.0 and higher. - -via-y := via_irq.o via_drv.o via_map.o via_mm.o via_dma.o via_verifier.o via_video.o via_dmablit.o - -obj-$(CONFIG_DRM_VIA) +=via.o diff --git a/drivers/gpu/drm/via/via_3d_reg.h b/drivers/gpu/drm/via/via_3d_reg.h deleted file mode 100644 index 462375d543b9..000000000000 --- a/drivers/gpu/drm/via/via_3d_reg.h +++ /dev/null @@ -1,1650 +0,0 @@ -/* - * Copyright 1998-2003 VIA Technologies, Inc. All Rights Reserved. - * Copyright 2001-2003 S3 Graphics, Inc. All Rights Reserved. - * - * Permission is hereby granted, free of charge, to any person obtaining a - * copy of this software and associated documentation files (the "Software"), - * to deal in the Software without restriction, including without limitation - * the rights to use, copy, modify, merge, publish, distribute, sub license, - * and/or sell copies of the Software, and to permit persons to whom the - * Software is furnished to do so, subject to the following conditions: - * - * The above copyright notice and this permission notice (including the - * next paragraph) shall be included in all copies or substantial portions - * of the Software. - * - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL - * VIA, S3 GRAPHICS, AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER - * DEALINGS IN THE SOFTWARE. - */ - -#ifndef VIA_3D_REG_H -#define VIA_3D_REG_H -#define HC_REG_BASE 0x0400 - -#define HC_REG_TRANS_SPACE 0x0040 - -#define HC_ParaN_MASK 0xffffffff -#define HC_Para_MASK 0x00ffffff -#define HC_SubA_MASK 0xff000000 -#define HC_SubA_SHIFT 24 -/* Transmission Setting - */ -#define HC_REG_TRANS_SET 0x003c -#define HC_ParaSubType_MASK 0xff000000 -#define HC_ParaType_MASK 0x00ff0000 -#define HC_ParaOS_MASK 0x0000ff00 -#define HC_ParaAdr_MASK 0x000000ff -#define HC_ParaSubType_SHIFT 24 -#define HC_ParaType_SHIFT 16 -#define HC_ParaOS_SHIFT 8 -#define HC_ParaAdr_SHIFT 0 - -#define HC_ParaType_CmdVdata 0x0000 -#define HC_ParaType_NotTex 0x0001 -#define HC_ParaType_Tex 0x0002 -#define HC_ParaType_Palette 0x0003 -#define HC_ParaType_PreCR 0x0010 -#define HC_ParaType_Auto 0x00fe - -/* Transmission Space - */ -#define HC_REG_Hpara0 0x0040 -#define HC_REG_HpataAF 0x02fc - -/* Read - */ -#define HC_REG_HREngSt 0x0000 -#define HC_REG_HRFIFOempty 0x0004 -#define HC_REG_HRFIFOfull 0x0008 -#define HC_REG_HRErr 0x000c -#define HC_REG_FIFOstatus 0x0010 -/* HC_REG_HREngSt 0x0000 - */ -#define HC_HDASZC_MASK 0x00010000 -#define HC_HSGEMI_MASK 0x0000f000 -#define HC_HLGEMISt_MASK 0x00000f00 -#define HC_HCRSt_MASK 0x00000080 -#define HC_HSE0St_MASK 0x00000040 -#define HC_HSE1St_MASK 0x00000020 -#define HC_HPESt_MASK 0x00000010 -#define HC_HXESt_MASK 0x00000008 -#define HC_HBESt_MASK 0x00000004 -#define HC_HE2St_MASK 0x00000002 -#define HC_HE3St_MASK 0x00000001 -/* HC_REG_HRFIFOempty 0x0004 - */ -#define HC_HRZDempty_MASK 0x00000010 -#define HC_HRTXAempty_MASK 0x00000008 -#define HC_HRTXDempty_MASK 0x00000004 -#define HC_HWZDempty_MASK 0x00000002 -#define HC_HWCDempty_MASK 0x00000001 -/* HC_REG_HRFIFOfull 0x0008 - */ -#define HC_HRZDfull_MASK 0x00000010 -#define HC_HRTXAfull_MASK 0x00000008 -#define HC_HRTXDfull_MASK 0x00000004 -#define HC_HWZDfull_MASK 0x00000002 -#define HC_HWCDfull_MASK 0x00000001 -/* HC_REG_HRErr 0x000c - */ -#define HC_HAGPCMErr_MASK 0x80000000 -#define HC_HAGPCMErrC_MASK 0x70000000 -/* HC_REG_FIFOstatus 0x0010 - */ -#define HC_HRFIFOATall_MASK 0x80000000 -#define HC_HRFIFOATbusy_MASK 0x40000000 -#define HC_HRATFGMDo_MASK 0x00000100 -#define HC_HRATFGMDi_MASK 0x00000080 -#define HC_HRATFRZD_MASK 0x00000040 -#define HC_HRATFRTXA_MASK 0x00000020 -#define HC_HRATFRTXD_MASK 0x00000010 -#define HC_HRATFWZD_MASK 0x00000008 -#define HC_HRATFWCD_MASK 0x00000004 -#define HC_HRATTXTAG_MASK 0x00000002 -#define HC_HRATTXCH_MASK 0x00000001 - -/* AGP Command Setting - */ -#define HC_SubA_HAGPBstL 0x0060 -#define HC_SubA_HAGPBendL 0x0061 -#define HC_SubA_HAGPCMNT 0x0062 -#define HC_SubA_HAGPBpL 0x0063 -#define HC_SubA_HAGPBpH 0x0064 -/* HC_SubA_HAGPCMNT 0x0062 - */ -#define HC_HAGPCMNT_MASK 0x00800000 -#define HC_HCmdErrClr_MASK 0x00400000 -#define HC_HAGPBendH_MASK 0x0000ff00 -#define HC_HAGPBstH_MASK 0x000000ff -#define HC_HAGPBendH_SHIFT 8 -#define HC_HAGPBstH_SHIFT 0 -/* HC_SubA_HAGPBpL 0x0063 - */ -#define HC_HAGPBpL_MASK 0x00fffffc -#define HC_HAGPBpID_MASK 0x00000003 -#define HC_HAGPBpID_PAUSE 0x00000000 -#define HC_HAGPBpID_JUMP 0x00000001 -#define HC_HAGPBpID_STOP 0x00000002 -/* HC_SubA_HAGPBpH 0x0064 - */ -#define HC_HAGPBpH_MASK 0x00ffffff - -/* Miscellaneous Settings - */ -#define HC_SubA_HClipTB 0x0070 -#define HC_SubA_HClipLR 0x0071 -#define HC_SubA_HFPClipTL 0x0072 -#define HC_SubA_HFPClipBL 0x0073 -#define HC_SubA_HFPClipLL 0x0074 -#define HC_SubA_HFPClipRL 0x0075 -#define HC_SubA_HFPClipTBH 0x0076 -#define HC_SubA_HFPClipLRH 0x0077 -#define HC_SubA_HLP 0x0078 -#define HC_SubA_HLPRF 0x0079 -#define HC_SubA_HSolidCL 0x007a -#define HC_SubA_HPixGC 0x007b -#define HC_SubA_HSPXYOS 0x007c -#define HC_SubA_HVertexCNT 0x007d - -#define HC_HClipT_MASK 0x00fff000 -#define HC_HClipT_SHIFT 12 -#define HC_HClipB_MASK 0x00000fff -#define HC_HClipB_SHIFT 0 -#define HC_HClipL_MASK 0x00fff000 -#define HC_HClipL_SHIFT 12 -#define HC_HClipR_MASK 0x00000fff -#define HC_HClipR_SHIFT 0 -#define HC_HFPClipBH_MASK 0x0000ff00 -#define HC_HFPClipBH_SHIFT 8 -#define HC_HFPClipTH_MASK 0x000000ff -#define HC_HFPClipTH_SHIFT 0 -#define HC_HFPClipRH_MASK 0x0000ff00 -#define HC_HFPClipRH_SHIFT 8 -#define HC_HFPClipLH_MASK 0x000000ff -#define HC_HFPClipLH_SHIFT 0 -#define HC_HSolidCH_MASK 0x000000ff -#define HC_HPixGC_MASK 0x00800000 -#define HC_HSPXOS_MASK 0x00fff000 -#define HC_HSPXOS_SHIFT 12 -#define HC_HSPYOS_MASK 0x00000fff - -/* Command - * Command A - */ -#define HC_HCmdHeader_MASK 0xfe000000 /*0xffe00000 */ -#define HC_HE3Fire_MASK 0x00100000 -#define HC_HPMType_MASK 0x000f0000 -#define HC_HEFlag_MASK 0x0000e000 -#define HC_HShading_MASK 0x00001c00 -#define HC_HPMValidN_MASK 0x00000200 -#define HC_HPLEND_MASK 0x00000100 -#define HC_HVCycle_MASK 0x000000ff -#define HC_HVCycle_Style_MASK 0x000000c0 -#define HC_HVCycle_ChgA_MASK 0x00000030 -#define HC_HVCycle_ChgB_MASK 0x0000000c -#define HC_HVCycle_ChgC_MASK 0x00000003 -#define HC_HPMType_Point 0x00000000 -#define HC_HPMType_Line 0x00010000 -#define HC_HPMType_Tri 0x00020000 -#define HC_HPMType_TriWF 0x00040000 -#define HC_HEFlag_NoAA 0x00000000 -#define HC_HEFlag_ab 0x00008000 -#define HC_HEFlag_bc 0x00004000 -#define HC_HEFlag_ca 0x00002000 -#define HC_HShading_Solid 0x00000000 -#define HC_HShading_FlatA 0x00000400 -#define HC_HShading_FlatB 0x00000800 -#define HC_HShading_FlatC 0x00000c00 -#define HC_HShading_Gouraud 0x00001000 -#define HC_HVCycle_Full 0x00000000 -#define HC_HVCycle_AFP 0x00000040 -#define HC_HVCycle_One 0x000000c0 -#define HC_HVCycle_NewA 0x00000000 -#define HC_HVCycle_AA 0x00000010 -#define HC_HVCycle_AB 0x00000020 -#define HC_HVCycle_AC 0x00000030 -#define HC_HVCycle_NewB 0x00000000 -#define HC_HVCycle_BA 0x00000004 -#define HC_HVCycle_BB 0x00000008 -#define HC_HVCycle_BC 0x0000000c -#define HC_HVCycle_NewC 0x00000000 -#define HC_HVCycle_CA 0x00000001 -#define HC_HVCycle_CB 0x00000002 -#define HC_HVCycle_CC 0x00000003 - -/* Command B - */ -#define HC_HLPrst_MASK 0x00010000 -#define HC_HLLastP_MASK 0x00008000 -#define HC_HVPMSK_MASK 0x00007f80 -#define HC_HBFace_MASK 0x00000040 -#define HC_H2nd1VT_MASK 0x0000003f -#define HC_HVPMSK_X 0x00004000 -#define HC_HVPMSK_Y 0x00002000 -#define HC_HVPMSK_Z 0x00001000 -#define HC_HVPMSK_W 0x00000800 -#define HC_HVPMSK_Cd 0x00000400 -#define HC_HVPMSK_Cs 0x00000200 -#define HC_HVPMSK_S 0x00000100 -#define HC_HVPMSK_T 0x00000080 - -/* Enable Setting - */ -#define HC_SubA_HEnable 0x0000 -#define HC_HenTXEnvMap_MASK 0x00200000 -#define HC_HenVertexCNT_MASK 0x00100000 -#define HC_HenCPUDAZ_MASK 0x00080000 -#define HC_HenDASZWC_MASK 0x00040000 -#define HC_HenFBCull_MASK 0x00020000 -#define HC_HenCW_MASK 0x00010000 -#define HC_HenAA_MASK 0x00008000 -#define HC_HenST_MASK 0x00004000 -#define HC_HenZT_MASK 0x00002000 -#define HC_HenZW_MASK 0x00001000 -#define HC_HenAT_MASK 0x00000800 -#define HC_HenAW_MASK 0x00000400 -#define HC_HenSP_MASK 0x00000200 -#define HC_HenLP_MASK 0x00000100 -#define HC_HenTXCH_MASK 0x00000080 -#define HC_HenTXMP_MASK 0x00000040 -#define HC_HenTXPP_MASK 0x00000020 -#define HC_HenTXTR_MASK 0x00000010 -#define HC_HenCS_MASK 0x00000008 -#define HC_HenFOG_MASK 0x00000004 -#define HC_HenABL_MASK 0x00000002 -#define HC_HenDT_MASK 0x00000001 - -/* Z Setting - */ -#define HC_SubA_HZWBBasL 0x0010 -#define HC_SubA_HZWBBasH 0x0011 -#define HC_SubA_HZWBType 0x0012 -#define HC_SubA_HZBiasL 0x0013 -#define HC_SubA_HZWBend 0x0014 -#define HC_SubA_HZWTMD 0x0015 -#define HC_SubA_HZWCDL 0x0016 -#define HC_SubA_HZWCTAGnum 0x0017 -#define HC_SubA_HZCYNum 0x0018 -#define HC_SubA_HZWCFire 0x0019 -/* HC_SubA_HZWBType - */ -#define HC_HZWBType_MASK 0x00800000 -#define HC_HZBiasedWB_MASK 0x00400000 -#define HC_HZONEasFF_MASK 0x00200000 -#define HC_HZOONEasFF_MASK 0x00100000 -#define HC_HZWBFM_MASK 0x00030000 -#define HC_HZWBLoc_MASK 0x0000c000 -#define HC_HZWBPit_MASK 0x00003fff -#define HC_HZWBFM_16 0x00000000 -#define HC_HZWBFM_32 0x00020000 -#define HC_HZWBFM_24 0x00030000 -#define HC_HZWBLoc_Local 0x00000000 -#define HC_HZWBLoc_SyS 0x00004000 -/* HC_SubA_HZWBend - */ -#define HC_HZWBend_MASK 0x00ffe000 -#define HC_HZBiasH_MASK 0x000000ff -#define HC_HZWBend_SHIFT 10 -/* HC_SubA_HZWTMD - */ -#define HC_HZWTMD_MASK 0x00070000 -#define HC_HEBEBias_MASK 0x00007f00 -#define HC_HZNF_MASK 0x000000ff -#define HC_HZWTMD_NeverPass 0x00000000 -#define HC_HZWTMD_LT 0x00010000 -#define HC_HZWTMD_EQ 0x00020000 -#define HC_HZWTMD_LE 0x00030000 -#define HC_HZWTMD_GT 0x00040000 -#define HC_HZWTMD_NE 0x00050000 -#define HC_HZWTMD_GE 0x00060000 -#define HC_HZWTMD_AllPass 0x00070000 -#define HC_HEBEBias_SHIFT 8 -/* HC_SubA_HZWCDL 0x0016 - */ -#define HC_HZWCDL_MASK 0x00ffffff -/* HC_SubA_HZWCTAGnum 0x0017 - */ -#define HC_HZWCTAGnum_MASK 0x00ff0000 -#define HC_HZWCTAGnum_SHIFT 16 -#define HC_HZWCDH_MASK 0x000000ff -#define HC_HZWCDH_SHIFT 0 -/* HC_SubA_HZCYNum 0x0018 - */ -#define HC_HZCYNum_MASK 0x00030000 -#define HC_HZCYNum_SHIFT 16 -#define HC_HZWCQWnum_MASK 0x00003fff -#define HC_HZWCQWnum_SHIFT 0 -/* HC_SubA_HZWCFire 0x0019 - */ -#define HC_ZWCFire_MASK 0x00010000 -#define HC_HZWCQWnumLast_MASK 0x00003fff -#define HC_HZWCQWnumLast_SHIFT 0 - -/* Stencil Setting - */ -#define HC_SubA_HSTREF 0x0023 -#define HC_SubA_HSTMD 0x0024 -/* HC_SubA_HSBFM - */ -#define HC_HSBFM_MASK 0x00030000 -#define HC_HSBLoc_MASK 0x0000c000 -#define HC_HSBPit_MASK 0x00003fff -/* HC_SubA_HSTREF - */ -#define HC_HSTREF_MASK 0x00ff0000 -#define HC_HSTOPMSK_MASK 0x0000ff00 -#define HC_HSTBMSK_MASK 0x000000ff -#define HC_HSTREF_SHIFT 16 -#define HC_HSTOPMSK_SHIFT 8 -/* HC_SubA_HSTMD - */ -#define HC_HSTMD_MASK 0x00070000 -#define HC_HSTOPSF_MASK 0x000001c0 -#define HC_HSTOPSPZF_MASK 0x00000038 -#define HC_HSTOPSPZP_MASK 0x00000007 -#define HC_HSTMD_NeverPass 0x00000000 -#define HC_HSTMD_LT 0x00010000 -#define HC_HSTMD_EQ 0x00020000 -#define HC_HSTMD_LE 0x00030000 -#define HC_HSTMD_GT 0x00040000 -#define HC_HSTMD_NE 0x00050000 -#define HC_HSTMD_GE 0x00060000 -#define HC_HSTMD_AllPass 0x00070000 -#define HC_HSTOPSF_KEEP 0x00000000 -#define HC_HSTOPSF_ZERO 0x00000040 -#define HC_HSTOPSF_REPLACE 0x00000080 -#define HC_HSTOPSF_INCRSAT 0x000000c0 -#define HC_HSTOPSF_DECRSAT 0x00000100 -#define HC_HSTOPSF_INVERT 0x00000140 -#define HC_HSTOPSF_INCR 0x00000180 -#define HC_HSTOPSF_DECR 0x000001c0 -#define HC_HSTOPSPZF_KEEP 0x00000000 -#define HC_HSTOPSPZF_ZERO 0x00000008 -#define HC_HSTOPSPZF_REPLACE 0x00000010 -#define HC_HSTOPSPZF_INCRSAT 0x00000018 -#define HC_HSTOPSPZF_DECRSAT 0x00000020 -#define HC_HSTOPSPZF_INVERT 0x00000028 -#define HC_HSTOPSPZF_INCR 0x00000030 -#define HC_HSTOPSPZF_DECR 0x00000038 -#define HC_HSTOPSPZP_KEEP 0x00000000 -#define HC_HSTOPSPZP_ZERO 0x00000001 -#define HC_HSTOPSPZP_REPLACE 0x00000002 -#define HC_HSTOPSPZP_INCRSAT 0x00000003 -#define HC_HSTOPSPZP_DECRSAT 0x00000004 -#define HC_HSTOPSPZP_INVERT 0x00000005 -#define HC_HSTOPSPZP_INCR 0x00000006 -#define HC_HSTOPSPZP_DECR 0x00000007 - -/* Alpha Setting - */ -#define HC_SubA_HABBasL 0x0030 -#define HC_SubA_HABBasH 0x0031 -#define HC_SubA_HABFM 0x0032 -#define HC_SubA_HATMD 0x0033 -#define HC_SubA_HABLCsat 0x0034 -#define HC_SubA_HABLCop 0x0035 -#define HC_SubA_HABLAsat 0x0036 -#define HC_SubA_HABLAop 0x0037 -#define HC_SubA_HABLRCa 0x0038 -#define HC_SubA_HABLRFCa 0x0039 -#define HC_SubA_HABLRCbias 0x003a -#define HC_SubA_HABLRCb 0x003b -#define HC_SubA_HABLRFCb 0x003c -#define HC_SubA_HABLRAa 0x003d -#define HC_SubA_HABLRAb 0x003e -/* HC_SubA_HABFM - */ -#define HC_HABFM_MASK 0x00030000 -#define HC_HABLoc_MASK 0x0000c000 -#define HC_HABPit_MASK 0x000007ff -/* HC_SubA_HATMD - */ -#define HC_HATMD_MASK 0x00000700 -#define HC_HATREF_MASK 0x000000ff -#define HC_HATMD_NeverPass 0x00000000 -#define HC_HATMD_LT 0x00000100 -#define HC_HATMD_EQ 0x00000200 -#define HC_HATMD_LE 0x00000300 -#define HC_HATMD_GT 0x00000400 -#define HC_HATMD_NE 0x00000500 -#define HC_HATMD_GE 0x00000600 -#define HC_HATMD_AllPass 0x00000700 -/* HC_SubA_HABLCsat - */ -#define HC_HABLCsat_MASK 0x00010000 -#define HC_HABLCa_MASK 0x0000fc00 -#define HC_HABLCa_C_MASK 0x0000c000 -#define HC_HABLCa_OPC_MASK 0x00003c00 -#define HC_HABLFCa_MASK 0x000003f0 -#define HC_HABLFCa_C_MASK 0x00000300 -#define HC_HABLFCa_OPC_MASK 0x000000f0 -#define HC_HABLCbias_MASK 0x0000000f -#define HC_HABLCbias_C_MASK 0x00000008 -#define HC_HABLCbias_OPC_MASK 0x00000007 -/*-- Define the input color. - */ -#define HC_XC_Csrc 0x00000000 -#define HC_XC_Cdst 0x00000001 -#define HC_XC_Asrc 0x00000002 -#define HC_XC_Adst 0x00000003 -#define HC_XC_Fog 0x00000004 -#define HC_XC_HABLRC 0x00000005 -#define HC_XC_minSrcDst 0x00000006 -#define HC_XC_maxSrcDst 0x00000007 -#define HC_XC_mimAsrcInvAdst 0x00000008 -#define HC_XC_OPC 0x00000000 -#define HC_XC_InvOPC 0x00000010 -#define HC_XC_OPCp5 0x00000020 -/*-- Define the input Alpha - */ -#define HC_XA_OPA 0x00000000 -#define HC_XA_InvOPA 0x00000010 -#define HC_XA_OPAp5 0x00000020 -#define HC_XA_0 0x00000000 -#define HC_XA_Asrc 0x00000001 -#define HC_XA_Adst 0x00000002 -#define HC_XA_Fog 0x00000003 -#define HC_XA_minAsrcFog 0x00000004 -#define HC_XA_minAsrcAdst 0x00000005 -#define HC_XA_maxAsrcFog 0x00000006 -#define HC_XA_maxAsrcAdst 0x00000007 -#define HC_XA_HABLRA 0x00000008 -#define HC_XA_minAsrcInvAdst 0x00000008 -#define HC_XA_HABLFRA 0x00000009 -/*-- - */ -#define HC_HABLCa_OPC (HC_XC_OPC << 10) -#define HC_HABLCa_InvOPC (HC_XC_InvOPC << 10) -#define HC_HABLCa_OPCp5 (HC_XC_OPCp5 << 10) -#define HC_HABLCa_Csrc (HC_XC_Csrc << 10) -#define HC_HABLCa_Cdst (HC_XC_Cdst << 10) -#define HC_HABLCa_Asrc (HC_XC_Asrc << 10) -#define HC_HABLCa_Adst (HC_XC_Adst << 10) -#define HC_HABLCa_Fog (HC_XC_Fog << 10) -#define HC_HABLCa_HABLRCa (HC_XC_HABLRC << 10) -#define HC_HABLCa_minSrcDst (HC_XC_minSrcDst << 10) -#define HC_HABLCa_maxSrcDst (HC_XC_maxSrcDst << 10) -#define HC_HABLFCa_OPC (HC_XC_OPC << 4) -#define HC_HABLFCa_InvOPC (HC_XC_InvOPC << 4) -#define HC_HABLFCa_OPCp5 (HC_XC_OPCp5 << 4) -#define HC_HABLFCa_Csrc (HC_XC_Csrc << 4) -#define HC_HABLFCa_Cdst (HC_XC_Cdst << 4) -#define HC_HABLFCa_Asrc (HC_XC_Asrc << 4) -#define HC_HABLFCa_Adst (HC_XC_Adst << 4) -#define HC_HABLFCa_Fog (HC_XC_Fog << 4) -#define HC_HABLFCa_HABLRCa (HC_XC_HABLRC << 4) -#define HC_HABLFCa_minSrcDst (HC_XC_minSrcDst << 4) -#define HC_HABLFCa_maxSrcDst (HC_XC_maxSrcDst << 4) -#define HC_HABLFCa_mimAsrcInvAdst (HC_XC_mimAsrcInvAdst << 4) -#define HC_HABLCbias_HABLRCbias 0x00000000 -#define HC_HABLCbias_Asrc 0x00000001 -#define HC_HABLCbias_Adst 0x00000002 -#define HC_HABLCbias_Fog 0x00000003 -#define HC_HABLCbias_Cin 0x00000004 -/* HC_SubA_HABLCop 0x0035 - */ -#define HC_HABLdot_MASK 0x00010000 -#define HC_HABLCop_MASK 0x00004000 -#define HC_HABLCb_MASK 0x00003f00 -#define HC_HABLCb_C_MASK 0x00003000 -#define HC_HABLCb_OPC_MASK 0x00000f00 -#define HC_HABLFCb_MASK 0x000000fc -#define HC_HABLFCb_C_MASK 0x000000c0 -#define HC_HABLFCb_OPC_MASK 0x0000003c -#define HC_HABLCshift_MASK 0x00000003 -#define HC_HABLCb_OPC (HC_XC_OPC << 8) -#define HC_HABLCb_InvOPC (HC_XC_InvOPC << 8) -#define HC_HABLCb_OPCp5 (HC_XC_OPCp5 << 8) -#define HC_HABLCb_Csrc (HC_XC_Csrc << 8) -#define HC_HABLCb_Cdst (HC_XC_Cdst << 8) -#define HC_HABLCb_Asrc (HC_XC_Asrc << 8) -#define HC_HABLCb_Adst (HC_XC_Adst << 8) -#define HC_HABLCb_Fog (HC_XC_Fog << 8) -#define HC_HABLCb_HABLRCa (HC_XC_HABLRC << 8) -#define HC_HABLCb_minSrcDst (HC_XC_minSrcDst << 8) -#define HC_HABLCb_maxSrcDst (HC_XC_maxSrcDst << 8) -#define HC_HABLFCb_OPC (HC_XC_OPC << 2) -#define HC_HABLFCb_InvOPC (HC_XC_InvOPC << 2) -#define HC_HABLFCb_OPCp5 (HC_XC_OPCp5 << 2) -#define HC_HABLFCb_Csrc (HC_XC_Csrc << 2) -#define HC_HABLFCb_Cdst (HC_XC_Cdst << 2) -#define HC_HABLFCb_Asrc (HC_XC_Asrc << 2) -#define HC_HABLFCb_Adst (HC_XC_Adst << 2) -#define HC_HABLFCb_Fog (HC_XC_Fog << 2) -#define HC_HABLFCb_HABLRCb (HC_XC_HABLRC << 2) -#define HC_HABLFCb_minSrcDst (HC_XC_minSrcDst << 2) -#define HC_HABLFCb_maxSrcDst (HC_XC_maxSrcDst << 2) -#define HC_HABLFCb_mimAsrcInvAdst (HC_XC_mimAsrcInvAdst << 2) -/* HC_SubA_HABLAsat 0x0036 - */ -#define HC_HABLAsat_MASK 0x00010000 -#define HC_HABLAa_MASK 0x0000fc00 -#define HC_HABLAa_A_MASK 0x0000c000 -#define HC_HABLAa_OPA_MASK 0x00003c00 -#define HC_HABLFAa_MASK 0x000003f0 -#define HC_HABLFAa_A_MASK 0x00000300 -#define HC_HABLFAa_OPA_MASK 0x000000f0 -#define HC_HABLAbias_MASK 0x0000000f -#define HC_HABLAbias_A_MASK 0x00000008 -#define HC_HABLAbias_OPA_MASK 0x00000007 -#define HC_HABLAa_OPA (HC_XA_OPA << 10) -#define HC_HABLAa_InvOPA (HC_XA_InvOPA << 10) -#define HC_HABLAa_OPAp5 (HC_XA_OPAp5 << 10) -#define HC_HABLAa_0 (HC_XA_0 << 10) -#define HC_HABLAa_Asrc (HC_XA_Asrc << 10) -#define HC_HABLAa_Adst (HC_XA_Adst << 10) -#define HC_HABLAa_Fog (HC_XA_Fog << 10) -#define HC_HABLAa_minAsrcFog (HC_XA_minAsrcFog << 10) -#define HC_HABLAa_minAsrcAdst (HC_XA_minAsrcAdst << 10) -#define HC_HABLAa_maxAsrcFog (HC_XA_maxAsrcFog << 10) -#define HC_HABLAa_maxAsrcAdst (HC_XA_maxAsrcAdst << 10) -#define HC_HABLAa_HABLRA (HC_XA_HABLRA << 10) -#define HC_HABLFAa_OPA (HC_XA_OPA << 4) -#define HC_HABLFAa_InvOPA (HC_XA_InvOPA << 4) -#define HC_HABLFAa_OPAp5 (HC_XA_OPAp5 << 4) -#define HC_HABLFAa_0 (HC_XA_0 << 4) -#define HC_HABLFAa_Asrc (HC_XA_Asrc << 4) -#define HC_HABLFAa_Adst (HC_XA_Adst << 4) -#define HC_HABLFAa_Fog (HC_XA_Fog << 4) -#define HC_HABLFAa_minAsrcFog (HC_XA_minAsrcFog << 4) -#define HC_HABLFAa_minAsrcAdst (HC_XA_minAsrcAdst << 4) -#define HC_HABLFAa_maxAsrcFog (HC_XA_maxAsrcFog << 4) -#define HC_HABLFAa_maxAsrcAdst (HC_XA_maxAsrcAdst << 4) -#define HC_HABLFAa_minAsrcInvAdst (HC_XA_minAsrcInvAdst << 4) -#define HC_HABLFAa_HABLFRA (HC_XA_HABLFRA << 4) -#define HC_HABLAbias_HABLRAbias 0x00000000 -#define HC_HABLAbias_Asrc 0x00000001 -#define HC_HABLAbias_Adst 0x00000002 -#define HC_HABLAbias_Fog 0x00000003 -#define HC_HABLAbias_Aaa 0x00000004 -/* HC_SubA_HABLAop 0x0037 - */ -#define HC_HABLAop_MASK 0x00004000 -#define HC_HABLAb_MASK 0x00003f00 -#define HC_HABLAb_OPA_MASK 0x00000f00 -#define HC_HABLFAb_MASK 0x000000fc -#define HC_HABLFAb_OPA_MASK 0x0000003c -#define HC_HABLAshift_MASK 0x00000003 -#define HC_HABLAb_OPA (HC_XA_OPA << 8) -#define HC_HABLAb_InvOPA (HC_XA_InvOPA << 8) -#define HC_HABLAb_OPAp5 (HC_XA_OPAp5 << 8) -#define HC_HABLAb_0 (HC_XA_0 << 8) -#define HC_HABLAb_Asrc (HC_XA_Asrc << 8) -#define HC_HABLAb_Adst (HC_XA_Adst << 8) -#define HC_HABLAb_Fog (HC_XA_Fog << 8) -#define HC_HABLAb_minAsrcFog (HC_XA_minAsrcFog << 8) -#define HC_HABLAb_minAsrcAdst (HC_XA_minAsrcAdst << 8) -#define HC_HABLAb_maxAsrcFog (HC_XA_maxAsrcFog << 8) -#define HC_HABLAb_maxAsrcAdst (HC_XA_maxAsrcAdst << 8) -#define HC_HABLAb_HABLRA (HC_XA_HABLRA << 8) -#define HC_HABLFAb_OPA (HC_XA_OPA << 2) -#define HC_HABLFAb_InvOPA (HC_XA_InvOPA << 2) -#define HC_HABLFAb_OPAp5 (HC_XA_OPAp5 << 2) -#define HC_HABLFAb_0 (HC_XA_0 << 2) -#define HC_HABLFAb_Asrc (HC_XA_Asrc << 2) -#define HC_HABLFAb_Adst (HC_XA_Adst << 2) -#define HC_HABLFAb_Fog (HC_XA_Fog << 2) -#define HC_HABLFAb_minAsrcFog (HC_XA_minAsrcFog << 2) -#define HC_HABLFAb_minAsrcAdst (HC_XA_minAsrcAdst << 2) -#define HC_HABLFAb_maxAsrcFog (HC_XA_maxAsrcFog << 2) -#define HC_HABLFAb_maxAsrcAdst (HC_XA_maxAsrcAdst << 2) -#define HC_HABLFAb_minAsrcInvAdst (HC_XA_minAsrcInvAdst << 2) -#define HC_HABLFAb_HABLFRA (HC_XA_HABLFRA << 2) -/* HC_SubA_HABLRAa 0x003d - */ -#define HC_HABLRAa_MASK 0x00ff0000 -#define HC_HABLRFAa_MASK 0x0000ff00 -#define HC_HABLRAbias_MASK 0x000000ff -#define HC_HABLRAa_SHIFT 16 -#define HC_HABLRFAa_SHIFT 8 -/* HC_SubA_HABLRAb 0x003e - */ -#define HC_HABLRAb_MASK 0x0000ff00 -#define HC_HABLRFAb_MASK 0x000000ff -#define HC_HABLRAb_SHIFT 8 - -/* Destination Setting - */ -#define HC_SubA_HDBBasL 0x0040 -#define HC_SubA_HDBBasH 0x0041 -#define HC_SubA_HDBFM 0x0042 -#define HC_SubA_HFBBMSKL 0x0043 -#define HC_SubA_HROP 0x0044 -/* HC_SubA_HDBFM 0x0042 - */ -#define HC_HDBFM_MASK 0x001f0000 -#define HC_HDBLoc_MASK 0x0000c000 -#define HC_HDBPit_MASK 0x00003fff -#define HC_HDBFM_RGB555 0x00000000 -#define HC_HDBFM_RGB565 0x00010000 -#define HC_HDBFM_ARGB4444 0x00020000 -#define HC_HDBFM_ARGB1555 0x00030000 -#define HC_HDBFM_BGR555 0x00040000 -#define HC_HDBFM_BGR565 0x00050000 -#define HC_HDBFM_ABGR4444 0x00060000 -#define HC_HDBFM_ABGR1555 0x00070000 -#define HC_HDBFM_ARGB0888 0x00080000 -#define HC_HDBFM_ARGB8888 0x00090000 -#define HC_HDBFM_ABGR0888 0x000a0000 -#define HC_HDBFM_ABGR8888 0x000b0000 -#define HC_HDBLoc_Local 0x00000000 -#define HC_HDBLoc_Sys 0x00004000 -/* HC_SubA_HROP 0x0044 - */ -#define HC_HROP_MASK 0x00000f00 -#define HC_HFBBMSKH_MASK 0x000000ff -#define HC_HROP_BLACK 0x00000000 -#define HC_HROP_DPon 0x00000100 -#define HC_HROP_DPna 0x00000200 -#define HC_HROP_Pn 0x00000300 -#define HC_HROP_PDna 0x00000400 -#define HC_HROP_Dn 0x00000500 -#define HC_HROP_DPx 0x00000600 -#define HC_HROP_DPan 0x00000700 -#define HC_HROP_DPa 0x00000800 -#define HC_HROP_DPxn 0x00000900 -#define HC_HROP_D 0x00000a00 -#define HC_HROP_DPno 0x00000b00 -#define HC_HROP_P 0x00000c00 -#define HC_HROP_PDno 0x00000d00 -#define HC_HROP_DPo 0x00000e00 -#define HC_HROP_WHITE 0x00000f00 - -/* Fog Setting - */ -#define HC_SubA_HFogLF 0x0050 -#define HC_SubA_HFogCL 0x0051 -#define HC_SubA_HFogCH 0x0052 -#define HC_SubA_HFogStL 0x0053 -#define HC_SubA_HFogStH 0x0054 -#define HC_SubA_HFogOOdMF 0x0055 -#define HC_SubA_HFogOOdEF 0x0056 -#define HC_SubA_HFogEndL 0x0057 -#define HC_SubA_HFogDenst 0x0058 -/* HC_SubA_FogLF 0x0050 - */ -#define HC_FogLF_MASK 0x00000010 -#define HC_FogEq_MASK 0x00000008 -#define HC_FogMD_MASK 0x00000007 -#define HC_FogMD_LocalFog 0x00000000 -#define HC_FogMD_LinearFog 0x00000002 -#define HC_FogMD_ExponentialFog 0x00000004 -#define HC_FogMD_Exponential2Fog 0x00000005 -/* #define HC_FogMD_FogTable 0x00000003 */ - -/* HC_SubA_HFogDenst 0x0058 - */ -#define HC_FogDenst_MASK 0x001fff00 -#define HC_FogEndL_MASK 0x000000ff - -/* Texture subtype definitions - */ -#define HC_SubType_Tex0 0x00000000 -#define HC_SubType_Tex1 0x00000001 -#define HC_SubType_TexGeneral 0x000000fe - -/* Attribute of texture n - */ -#define HC_SubA_HTXnL0BasL 0x0000 -#define HC_SubA_HTXnL1BasL 0x0001 -#define HC_SubA_HTXnL2BasL 0x0002 -#define HC_SubA_HTXnL3BasL 0x0003 -#define HC_SubA_HTXnL4BasL 0x0004 -#define HC_SubA_HTXnL5BasL 0x0005 -#define HC_SubA_HTXnL6BasL 0x0006 -#define HC_SubA_HTXnL7BasL 0x0007 -#define HC_SubA_HTXnL8BasL 0x0008 -#define HC_SubA_HTXnL9BasL 0x0009 -#define HC_SubA_HTXnLaBasL 0x000a -#define HC_SubA_HTXnLbBasL 0x000b -#define HC_SubA_HTXnLcBasL 0x000c -#define HC_SubA_HTXnLdBasL 0x000d -#define HC_SubA_HTXnLeBasL 0x000e -#define HC_SubA_HTXnLfBasL 0x000f -#define HC_SubA_HTXnL10BasL 0x0010 -#define HC_SubA_HTXnL11BasL 0x0011 -#define HC_SubA_HTXnL012BasH 0x0020 -#define HC_SubA_HTXnL345BasH 0x0021 -#define HC_SubA_HTXnL678BasH 0x0022 -#define HC_SubA_HTXnL9abBasH 0x0023 -#define HC_SubA_HTXnLcdeBasH 0x0024 -#define HC_SubA_HTXnLf1011BasH 0x0025 -#define HC_SubA_HTXnL0Pit 0x002b -#define HC_SubA_HTXnL1Pit 0x002c -#define HC_SubA_HTXnL2Pit 0x002d -#define HC_SubA_HTXnL3Pit 0x002e -#define HC_SubA_HTXnL4Pit 0x002f -#define HC_SubA_HTXnL5Pit 0x0030 -#define HC_SubA_HTXnL6Pit 0x0031 -#define HC_SubA_HTXnL7Pit 0x0032 -#define HC_SubA_HTXnL8Pit 0x0033 -#define HC_SubA_HTXnL9Pit 0x0034 -#define HC_SubA_HTXnLaPit 0x0035 -#define HC_SubA_HTXnLbPit 0x0036 -#define HC_SubA_HTXnLcPit 0x0037 -#define HC_SubA_HTXnLdPit 0x0038 -#define HC_SubA_HTXnLePit 0x0039 -#define HC_SubA_HTXnLfPit 0x003a -#define HC_SubA_HTXnL10Pit 0x003b -#define HC_SubA_HTXnL11Pit 0x003c -#define HC_SubA_HTXnL0_5WE 0x004b -#define HC_SubA_HTXnL6_bWE 0x004c -#define HC_SubA_HTXnLc_11WE 0x004d -#define HC_SubA_HTXnL0_5HE 0x0051 -#define HC_SubA_HTXnL6_bHE 0x0052 -#define HC_SubA_HTXnLc_11HE 0x0053 -#define HC_SubA_HTXnL0OS 0x0077 -#define HC_SubA_HTXnTB 0x0078 -#define HC_SubA_HTXnMPMD 0x0079 -#define HC_SubA_HTXnCLODu 0x007a -#define HC_SubA_HTXnFM 0x007b -#define HC_SubA_HTXnTRCH 0x007c -#define HC_SubA_HTXnTRCL 0x007d -#define HC_SubA_HTXnTBC 0x007e -#define HC_SubA_HTXnTRAH 0x007f -#define HC_SubA_HTXnTBLCsat 0x0080 -#define HC_SubA_HTXnTBLCop 0x0081 -#define HC_SubA_HTXnTBLMPfog 0x0082 -#define HC_SubA_HTXnTBLAsat 0x0083 -#define HC_SubA_HTXnTBLRCa 0x0085 -#define HC_SubA_HTXnTBLRCb 0x0086 -#define HC_SubA_HTXnTBLRCc 0x0087 -#define HC_SubA_HTXnTBLRCbias 0x0088 -#define HC_SubA_HTXnTBLRAa 0x0089 -#define HC_SubA_HTXnTBLRFog 0x008a -#define HC_SubA_HTXnBumpM00 0x0090 -#define HC_SubA_HTXnBumpM01 0x0091 -#define HC_SubA_HTXnBumpM10 0x0092 -#define HC_SubA_HTXnBumpM11 0x0093 -#define HC_SubA_HTXnLScale 0x0094 -#define HC_SubA_HTXSMD 0x0000 -/* HC_SubA_HTXnL012BasH 0x0020 - */ -#define HC_HTXnL0BasH_MASK 0x000000ff -#define HC_HTXnL1BasH_MASK 0x0000ff00 -#define HC_HTXnL2BasH_MASK 0x00ff0000 -#define HC_HTXnL1BasH_SHIFT 8 -#define HC_HTXnL2BasH_SHIFT 16 -/* HC_SubA_HTXnL345BasH 0x0021 - */ -#define HC_HTXnL3BasH_MASK 0x000000ff -#define HC_HTXnL4BasH_MASK 0x0000ff00 -#define HC_HTXnL5BasH_MASK 0x00ff0000 -#define HC_HTXnL4BasH_SHIFT 8 -#define HC_HTXnL5BasH_SHIFT 16 -/* HC_SubA_HTXnL678BasH 0x0022 - */ -#define HC_HTXnL6BasH_MASK 0x000000ff -#define HC_HTXnL7BasH_MASK 0x0000ff00 -#define HC_HTXnL8BasH_MASK 0x00ff0000 -#define HC_HTXnL7BasH_SHIFT 8 -#define HC_HTXnL8BasH_SHIFT 16 -/* HC_SubA_HTXnL9abBasH 0x0023 - */ -#define HC_HTXnL9BasH_MASK 0x000000ff -#define HC_HTXnLaBasH_MASK 0x0000ff00 -#define HC_HTXnLbBasH_MASK 0x00ff0000 -#define HC_HTXnLaBasH_SHIFT 8 -#define HC_HTXnLbBasH_SHIFT 16 -/* HC_SubA_HTXnLcdeBasH 0x0024 - */ -#define HC_HTXnLcBasH_MASK 0x000000ff -#define HC_HTXnLdBasH_MASK 0x0000ff00 -#define HC_HTXnLeBasH_MASK 0x00ff0000 -#define HC_HTXnLdBasH_SHIFT 8 -#define HC_HTXnLeBasH_SHIFT 16 -/* HC_SubA_HTXnLcdeBasH 0x0025 - */ -#define HC_HTXnLfBasH_MASK 0x000000ff -#define HC_HTXnL10BasH_MASK 0x0000ff00 -#define HC_HTXnL11BasH_MASK 0x00ff0000 -#define HC_HTXnL10BasH_SHIFT 8 -#define HC_HTXnL11BasH_SHIFT 16 -/* HC_SubA_HTXnL0Pit 0x002b - */ -#define HC_HTXnLnPit_MASK 0x00003fff -#define HC_HTXnEnPit_MASK 0x00080000 -#define HC_HTXnLnPitE_MASK 0x00f00000 -#define HC_HTXnLnPitE_SHIFT 20 -/* HC_SubA_HTXnL0_5WE 0x004b - */ -#define HC_HTXnL0WE_MASK 0x0000000f -#define HC_HTXnL1WE_MASK 0x000000f0 -#define HC_HTXnL2WE_MASK 0x00000f00 -#define HC_HTXnL3WE_MASK 0x0000f000 -#define HC_HTXnL4WE_MASK 0x000f0000 -#define HC_HTXnL5WE_MASK 0x00f00000 -#define HC_HTXnL1WE_SHIFT 4 -#define HC_HTXnL2WE_SHIFT 8 -#define HC_HTXnL3WE_SHIFT 12 -#define HC_HTXnL4WE_SHIFT 16 -#define HC_HTXnL5WE_SHIFT 20 -/* HC_SubA_HTXnL6_bWE 0x004c - */ -#define HC_HTXnL6WE_MASK 0x0000000f -#define HC_HTXnL7WE_MASK 0x000000f0 -#define HC_HTXnL8WE_MASK 0x00000f00 -#define HC_HTXnL9WE_MASK 0x0000f000 -#define HC_HTXnLaWE_MASK 0x000f0000 -#define HC_HTXnLbWE_MASK 0x00f00000 -#define HC_HTXnL7WE_SHIFT 4 -#define HC_HTXnL8WE_SHIFT 8 -#define HC_HTXnL9WE_SHIFT 12 -#define HC_HTXnLaWE_SHIFT 16 -#define HC_HTXnLbWE_SHIFT 20 -/* HC_SubA_HTXnLc_11WE 0x004d - */ -#define HC_HTXnLcWE_MASK 0x0000000f -#define HC_HTXnLdWE_MASK 0x000000f0 -#define HC_HTXnLeWE_MASK 0x00000f00 -#define HC_HTXnLfWE_MASK 0x0000f000 -#define HC_HTXnL10WE_MASK 0x000f0000 -#define HC_HTXnL11WE_MASK 0x00f00000 -#define HC_HTXnLdWE_SHIFT 4 -#define HC_HTXnLeWE_SHIFT 8 -#define HC_HTXnLfWE_SHIFT 12 -#define HC_HTXnL10WE_SHIFT 16 -#define HC_HTXnL11WE_SHIFT 20 -/* HC_SubA_HTXnL0_5HE 0x0051 - */ -#define HC_HTXnL0HE_MASK 0x0000000f -#define HC_HTXnL1HE_MASK 0x000000f0 -#define HC_HTXnL2HE_MASK 0x00000f00 -#define HC_HTXnL3HE_MASK 0x0000f000 -#define HC_HTXnL4HE_MASK 0x000f0000 -#define HC_HTXnL5HE_MASK 0x00f00000 -#define HC_HTXnL1HE_SHIFT 4 -#define HC_HTXnL2HE_SHIFT 8 -#define HC_HTXnL3HE_SHIFT 12 -#define HC_HTXnL4HE_SHIFT 16 -#define HC_HTXnL5HE_SHIFT 20 -/* HC_SubA_HTXnL6_bHE 0x0052 - */ -#define HC_HTXnL6HE_MASK 0x0000000f -#define HC_HTXnL7HE_MASK 0x000000f0 -#define HC_HTXnL8HE_MASK 0x00000f00 -#define HC_HTXnL9HE_MASK 0x0000f000 -#define HC_HTXnLaHE_MASK 0x000f0000 -#define HC_HTXnLbHE_MASK 0x00f00000 -#define HC_HTXnL7HE_SHIFT 4 -#define HC_HTXnL8HE_SHIFT 8 -#define HC_HTXnL9HE_SHIFT 12 -#define HC_HTXnLaHE_SHIFT 16 -#define HC_HTXnLbHE_SHIFT 20 -/* HC_SubA_HTXnLc_11HE 0x0053 - */ -#define HC_HTXnLcHE_MASK 0x0000000f -#define HC_HTXnLdHE_MASK 0x000000f0 -#define HC_HTXnLeHE_MASK 0x00000f00 -#define HC_HTXnLfHE_MASK 0x0000f000 -#define HC_HTXnL10HE_MASK 0x000f0000 -#define HC_HTXnL11HE_MASK 0x00f00000 -#define HC_HTXnLdHE_SHIFT 4 -#define HC_HTXnLeHE_SHIFT 8 -#define HC_HTXnLfHE_SHIFT 12 -#define HC_HTXnL10HE_SHIFT 16 -#define HC_HTXnL11HE_SHIFT 20 -/* HC_SubA_HTXnL0OS 0x0077 - */ -#define HC_HTXnL0OS_MASK 0x003ff000 -#define HC_HTXnLVmax_MASK 0x00000fc0 -#define HC_HTXnLVmin_MASK 0x0000003f -#define HC_HTXnL0OS_SHIFT 12 -#define HC_HTXnLVmax_SHIFT 6 -/* HC_SubA_HTXnTB 0x0078 - */ -#define HC_HTXnTB_MASK 0x00f00000 -#define HC_HTXnFLSe_MASK 0x0000e000 -#define HC_HTXnFLSs_MASK 0x00001c00 -#define HC_HTXnFLTe_MASK 0x00000380 -#define HC_HTXnFLTs_MASK 0x00000070 -#define HC_HTXnFLDs_MASK 0x0000000f -#define HC_HTXnTB_NoTB 0x00000000 -#define HC_HTXnTB_TBC_S 0x00100000 -#define HC_HTXnTB_TBC_T 0x00200000 -#define HC_HTXnTB_TB_S 0x00400000 -#define HC_HTXnTB_TB_T 0x00800000 -#define HC_HTXnFLSe_Nearest 0x00000000 -#define HC_HTXnFLSe_Linear 0x00002000 -#define HC_HTXnFLSe_NonLinear 0x00004000 -#define HC_HTXnFLSe_Sharp 0x00008000 -#define HC_HTXnFLSe_Flat_Gaussian_Cubic 0x0000c000 -#define HC_HTXnFLSs_Nearest 0x00000000 -#define HC_HTXnFLSs_Linear 0x00000400 -#define HC_HTXnFLSs_NonLinear 0x00000800 -#define HC_HTXnFLSs_Flat_Gaussian_Cubic 0x00001800 -#define HC_HTXnFLTe_Nearest 0x00000000 -#define HC_HTXnFLTe_Linear 0x00000080 -#define HC_HTXnFLTe_NonLinear 0x00000100 -#define HC_HTXnFLTe_Sharp 0x00000180 -#define HC_HTXnFLTe_Flat_Gaussian_Cubic 0x00000300 -#define HC_HTXnFLTs_Nearest 0x00000000 -#define HC_HTXnFLTs_Linear 0x00000010 -#define HC_HTXnFLTs_NonLinear 0x00000020 -#define HC_HTXnFLTs_Flat_Gaussian_Cubic 0x00000060 -#define HC_HTXnFLDs_Tex0 0x00000000 -#define HC_HTXnFLDs_Nearest 0x00000001 -#define HC_HTXnFLDs_Linear 0x00000002 -#define HC_HTXnFLDs_NonLinear 0x00000003 -#define HC_HTXnFLDs_Dither 0x00000004 -#define HC_HTXnFLDs_ConstLOD 0x00000005 -#define HC_HTXnFLDs_Ani 0x00000006 -#define HC_HTXnFLDs_AniDither 0x00000007 -/* HC_SubA_HTXnMPMD 0x0079 - */ -#define HC_HTXnMPMD_SMASK 0x00070000 -#define HC_HTXnMPMD_TMASK 0x00380000 -#define HC_HTXnLODDTf_MASK 0x00000007 -#define HC_HTXnXY2ST_MASK 0x00000008 -#define HC_HTXnMPMD_Tsingle 0x00000000 -#define HC_HTXnMPMD_Tclamp 0x00080000 -#define HC_HTXnMPMD_Trepeat 0x00100000 -#define HC_HTXnMPMD_Tmirror 0x00180000 -#define HC_HTXnMPMD_Twrap 0x00200000 -#define HC_HTXnMPMD_Ssingle 0x00000000 -#define HC_HTXnMPMD_Sclamp 0x00010000 -#define HC_HTXnMPMD_Srepeat 0x00020000 -#define HC_HTXnMPMD_Smirror 0x00030000 -#define HC_HTXnMPMD_Swrap 0x00040000 -/* HC_SubA_HTXnCLODu 0x007a - */ -#define HC_HTXnCLODu_MASK 0x000ffc00 -#define HC_HTXnCLODd_MASK 0x000003ff -#define HC_HTXnCLODu_SHIFT 10 -/* HC_SubA_HTXnFM 0x007b - */ -#define HC_HTXnFM_MASK 0x00ff0000 -#define HC_HTXnLoc_MASK 0x00000003 -#define HC_HTXnFM_INDEX 0x00000000 -#define HC_HTXnFM_Intensity 0x00080000 -#define HC_HTXnFM_Lum 0x00100000 -#define HC_HTXnFM_Alpha 0x00180000 -#define HC_HTXnFM_DX 0x00280000 -#define HC_HTXnFM_ARGB16 0x00880000 -#define HC_HTXnFM_ARGB32 0x00980000 -#define HC_HTXnFM_ABGR16 0x00a80000 -#define HC_HTXnFM_ABGR32 0x00b80000 -#define HC_HTXnFM_RGBA16 0x00c80000 -#define HC_HTXnFM_RGBA32 0x00d80000 -#define HC_HTXnFM_BGRA16 0x00e80000 -#define HC_HTXnFM_BGRA32 0x00f80000 -#define HC_HTXnFM_BUMPMAP 0x00380000 -#define HC_HTXnFM_Index1 (HC_HTXnFM_INDEX | 0x00000000) -#define HC_HTXnFM_Index2 (HC_HTXnFM_INDEX | 0x00010000) -#define HC_HTXnFM_Index4 (HC_HTXnFM_INDEX | 0x00020000) -#define HC_HTXnFM_Index8 (HC_HTXnFM_INDEX | 0x00030000) -#define HC_HTXnFM_T1 (HC_HTXnFM_Intensity | 0x00000000) -#define HC_HTXnFM_T2 (HC_HTXnFM_Intensity | 0x00010000) -#define HC_HTXnFM_T4 (HC_HTXnFM_Intensity | 0x00020000) -#define HC_HTXnFM_T8 (HC_HTXnFM_Intensity | 0x00030000) -#define HC_HTXnFM_L1 (HC_HTXnFM_Lum | 0x00000000) -#define HC_HTXnFM_L2 (HC_HTXnFM_Lum | 0x00010000) -#define HC_HTXnFM_L4 (HC_HTXnFM_Lum | 0x00020000) -#define HC_HTXnFM_L8 (HC_HTXnFM_Lum | 0x00030000) -#define HC_HTXnFM_AL44 (HC_HTXnFM_Lum | 0x00040000) -#define HC_HTXnFM_AL88 (HC_HTXnFM_Lum | 0x00050000) -#define HC_HTXnFM_A1 (HC_HTXnFM_Alpha | 0x00000000) -#define HC_HTXnFM_A2 (HC_HTXnFM_Alpha | 0x00010000) -#define HC_HTXnFM_A4 (HC_HTXnFM_Alpha | 0x00020000) -#define HC_HTXnFM_A8 (HC_HTXnFM_Alpha | 0x00030000) -#define HC_HTXnFM_DX1 (HC_HTXnFM_DX | 0x00010000) -#define HC_HTXnFM_DX23 (HC_HTXnFM_DX | 0x00020000) -#define HC_HTXnFM_DX45 (HC_HTXnFM_DX | 0x00030000) -#define HC_HTXnFM_RGB555 (HC_HTXnFM_ARGB16 | 0x00000000) -#define HC_HTXnFM_RGB565 (HC_HTXnFM_ARGB16 | 0x00010000) -#define HC_HTXnFM_ARGB1555 (HC_HTXnFM_ARGB16 | 0x00020000) -#define HC_HTXnFM_ARGB4444 (HC_HTXnFM_ARGB16 | 0x00030000) -#define HC_HTXnFM_ARGB0888 (HC_HTXnFM_ARGB32 | 0x00000000) -#define HC_HTXnFM_ARGB8888 (HC_HTXnFM_ARGB32 | 0x00010000) -#define HC_HTXnFM_BGR555 (HC_HTXnFM_ABGR16 | 0x00000000) -#define HC_HTXnFM_BGR565 (HC_HTXnFM_ABGR16 | 0x00010000) -#define HC_HTXnFM_ABGR1555 (HC_HTXnFM_ABGR16 | 0x00020000) -#define HC_HTXnFM_ABGR4444 (HC_HTXnFM_ABGR16 | 0x00030000) -#define HC_HTXnFM_ABGR0888 (HC_HTXnFM_ABGR32 | 0x00000000) -#define HC_HTXnFM_ABGR8888 (HC_HTXnFM_ABGR32 | 0x00010000) -#define HC_HTXnFM_RGBA5550 (HC_HTXnFM_RGBA16 | 0x00000000) -#define HC_HTXnFM_RGBA5551 (HC_HTXnFM_RGBA16 | 0x00020000) -#define HC_HTXnFM_RGBA4444 (HC_HTXnFM_RGBA16 | 0x00030000) -#define HC_HTXnFM_RGBA8880 (HC_HTXnFM_RGBA32 | 0x00000000) -#define HC_HTXnFM_RGBA8888 (HC_HTXnFM_RGBA32 | 0x00010000) -#define HC_HTXnFM_BGRA5550 (HC_HTXnFM_BGRA16 | 0x00000000) -#define HC_HTXnFM_BGRA5551 (HC_HTXnFM_BGRA16 | 0x00020000) -#define HC_HTXnFM_BGRA4444 (HC_HTXnFM_BGRA16 | 0x00030000) -#define HC_HTXnFM_BGRA8880 (HC_HTXnFM_BGRA32 | 0x00000000) -#define HC_HTXnFM_BGRA8888 (HC_HTXnFM_BGRA32 | 0x00010000) -#define HC_HTXnFM_VU88 (HC_HTXnFM_BUMPMAP | 0x00000000) -#define HC_HTXnFM_LVU655 (HC_HTXnFM_BUMPMAP | 0x00010000) -#define HC_HTXnFM_LVU888 (HC_HTXnFM_BUMPMAP | 0x00020000) -#define HC_HTXnLoc_Local 0x00000000 -#define HC_HTXnLoc_Sys 0x00000002 -#define HC_HTXnLoc_AGP 0x00000003 -/* HC_SubA_HTXnTRAH 0x007f - */ -#define HC_HTXnTRAH_MASK 0x00ff0000 -#define HC_HTXnTRAL_MASK 0x0000ff00 -#define HC_HTXnTBA_MASK 0x000000ff -#define HC_HTXnTRAH_SHIFT 16 -#define HC_HTXnTRAL_SHIFT 8 -/* HC_SubA_HTXnTBLCsat 0x0080 - *-- Define the input texture. - */ -#define HC_XTC_TOPC 0x00000000 -#define HC_XTC_InvTOPC 0x00000010 -#define HC_XTC_TOPCp5 0x00000020 -#define HC_XTC_Cbias 0x00000000 -#define HC_XTC_InvCbias 0x00000010 -#define HC_XTC_0 0x00000000 -#define HC_XTC_Dif 0x00000001 -#define HC_XTC_Spec 0x00000002 -#define HC_XTC_Tex 0x00000003 -#define HC_XTC_Cur 0x00000004 -#define HC_XTC_Adif 0x00000005 -#define HC_XTC_Fog 0x00000006 -#define HC_XTC_Atex 0x00000007 -#define HC_XTC_Acur 0x00000008 -#define HC_XTC_HTXnTBLRC 0x00000009 -#define HC_XTC_Ctexnext 0x0000000a -/*-- - */ -#define HC_HTXnTBLCsat_MASK 0x00800000 -#define HC_HTXnTBLCa_MASK 0x000fc000 -#define HC_HTXnTBLCb_MASK 0x00001f80 -#define HC_HTXnTBLCc_MASK 0x0000003f -#define HC_HTXnTBLCa_TOPC (HC_XTC_TOPC << 14) -#define HC_HTXnTBLCa_InvTOPC (HC_XTC_InvTOPC << 14) -#define HC_HTXnTBLCa_TOPCp5 (HC_XTC_TOPCp5 << 14) -#define HC_HTXnTBLCa_0 (HC_XTC_0 << 14) -#define HC_HTXnTBLCa_Dif (HC_XTC_Dif << 14) -#define HC_HTXnTBLCa_Spec (HC_XTC_Spec << 14) -#define HC_HTXnTBLCa_Tex (HC_XTC_Tex << 14) -#define HC_HTXnTBLCa_Cur (HC_XTC_Cur << 14) -#define HC_HTXnTBLCa_Adif (HC_XTC_Adif << 14) -#define HC_HTXnTBLCa_Fog (HC_XTC_Fog << 14) -#define HC_HTXnTBLCa_Atex (HC_XTC_Atex << 14) -#define HC_HTXnTBLCa_Acur (HC_XTC_Acur << 14) -#define HC_HTXnTBLCa_HTXnTBLRC (HC_XTC_HTXnTBLRC << 14) -#define HC_HTXnTBLCa_Ctexnext (HC_XTC_Ctexnext << 14) -#define HC_HTXnTBLCb_TOPC (HC_XTC_TOPC << 7) -#define HC_HTXnTBLCb_InvTOPC (HC_XTC_InvTOPC << 7) -#define HC_HTXnTBLCb_TOPCp5 (HC_XTC_TOPCp5 << 7) -#define HC_HTXnTBLCb_0 (HC_XTC_0 << 7) -#define HC_HTXnTBLCb_Dif (HC_XTC_Dif << 7) -#define HC_HTXnTBLCb_Spec (HC_XTC_Spec << 7) -#define HC_HTXnTBLCb_Tex (HC_XTC_Tex << 7) -#define HC_HTXnTBLCb_Cur (HC_XTC_Cur << 7) -#define HC_HTXnTBLCb_Adif (HC_XTC_Adif << 7) -#define HC_HTXnTBLCb_Fog (HC_XTC_Fog << 7) -#define HC_HTXnTBLCb_Atex (HC_XTC_Atex << 7) -#define HC_HTXnTBLCb_Acur (HC_XTC_Acur << 7) -#define HC_HTXnTBLCb_HTXnTBLRC (HC_XTC_HTXnTBLRC << 7) -#define HC_HTXnTBLCb_Ctexnext (HC_XTC_Ctexnext << 7) -#define HC_HTXnTBLCc_TOPC (HC_XTC_TOPC << 0) -#define HC_HTXnTBLCc_InvTOPC (HC_XTC_InvTOPC << 0) -#define HC_HTXnTBLCc_TOPCp5 (HC_XTC_TOPCp5 << 0) -#define HC_HTXnTBLCc_0 (HC_XTC_0 << 0) -#define HC_HTXnTBLCc_Dif (HC_XTC_Dif << 0) -#define HC_HTXnTBLCc_Spec (HC_XTC_Spec << 0) -#define HC_HTXnTBLCc_Tex (HC_XTC_Tex << 0) -#define HC_HTXnTBLCc_Cur (HC_XTC_Cur << 0) -#define HC_HTXnTBLCc_Adif (HC_XTC_Adif << 0) -#define HC_HTXnTBLCc_Fog (HC_XTC_Fog << 0) -#define HC_HTXnTBLCc_Atex (HC_XTC_Atex << 0) -#define HC_HTXnTBLCc_Acur (HC_XTC_Acur << 0) -#define HC_HTXnTBLCc_HTXnTBLRC (HC_XTC_HTXnTBLRC << 0) -#define HC_HTXnTBLCc_Ctexnext (HC_XTC_Ctexnext << 0) -/* HC_SubA_HTXnTBLCop 0x0081 - */ -#define HC_HTXnTBLdot_MASK 0x00c00000 -#define HC_HTXnTBLCop_MASK 0x00380000 -#define HC_HTXnTBLCbias_MASK 0x0007c000 -#define HC_HTXnTBLCshift_MASK 0x00001800 -#define HC_HTXnTBLAop_MASK 0x00000380 -#define HC_HTXnTBLAbias_MASK 0x00000078 -#define HC_HTXnTBLAshift_MASK 0x00000003 -#define HC_HTXnTBLCop_Add 0x00000000 -#define HC_HTXnTBLCop_Sub 0x00080000 -#define HC_HTXnTBLCop_Min 0x00100000 -#define HC_HTXnTBLCop_Max 0x00180000 -#define HC_HTXnTBLCop_Mask 0x00200000 -#define HC_HTXnTBLCbias_Cbias (HC_XTC_Cbias << 14) -#define HC_HTXnTBLCbias_InvCbias (HC_XTC_InvCbias << 14) -#define HC_HTXnTBLCbias_0 (HC_XTC_0 << 14) -#define HC_HTXnTBLCbias_Dif (HC_XTC_Dif << 14) -#define HC_HTXnTBLCbias_Spec (HC_XTC_Spec << 14) -#define HC_HTXnTBLCbias_Tex (HC_XTC_Tex << 14) -#define HC_HTXnTBLCbias_Cur (HC_XTC_Cur << 14) -#define HC_HTXnTBLCbias_Adif (HC_XTC_Adif << 14) -#define HC_HTXnTBLCbias_Fog (HC_XTC_Fog << 14) -#define HC_HTXnTBLCbias_Atex (HC_XTC_Atex << 14) -#define HC_HTXnTBLCbias_Acur (HC_XTC_Acur << 14) -#define HC_HTXnTBLCbias_HTXnTBLRC (HC_XTC_HTXnTBLRC << 14) -#define HC_HTXnTBLCshift_1 0x00000000 -#define HC_HTXnTBLCshift_2 0x00000800 -#define HC_HTXnTBLCshift_No 0x00001000 -#define HC_HTXnTBLCshift_DotP 0x00001800 -/*=* John Sheng [2003.7.18] texture combine *=*/ -#define HC_HTXnTBLDOT3 0x00080000 -#define HC_HTXnTBLDOT4 0x000C0000 - -#define HC_HTXnTBLAop_Add 0x00000000 -#define HC_HTXnTBLAop_Sub 0x00000080 -#define HC_HTXnTBLAop_Min 0x00000100 -#define HC_HTXnTBLAop_Max 0x00000180 -#define HC_HTXnTBLAop_Mask 0x00000200 -#define HC_HTXnTBLAbias_Inv 0x00000040 -#define HC_HTXnTBLAbias_Adif 0x00000000 -#define HC_HTXnTBLAbias_Fog 0x00000008 -#define HC_HTXnTBLAbias_Acur 0x00000010 -#define HC_HTXnTBLAbias_HTXnTBLRAbias 0x00000018 -#define HC_HTXnTBLAbias_Atex 0x00000020 -#define HC_HTXnTBLAshift_1 0x00000000 -#define HC_HTXnTBLAshift_2 0x00000001 -#define HC_HTXnTBLAshift_No 0x00000002 -/* #define HC_HTXnTBLAshift_DotP 0x00000003 */ -/* HC_SubA_HTXnTBLMPFog 0x0082 - */ -#define HC_HTXnTBLMPfog_MASK 0x00e00000 -#define HC_HTXnTBLMPfog_0 0x00000000 -#define HC_HTXnTBLMPfog_Adif 0x00200000 -#define HC_HTXnTBLMPfog_Fog 0x00400000 -#define HC_HTXnTBLMPfog_Atex 0x00600000 -#define HC_HTXnTBLMPfog_Acur 0x00800000 -#define HC_HTXnTBLMPfog_GHTXnTBLRFog 0x00a00000 -/* HC_SubA_HTXnTBLAsat 0x0083 - *-- Define the texture alpha input. - */ -#define HC_XTA_TOPA 0x00000000 -#define HC_XTA_InvTOPA 0x00000008 -#define HC_XTA_TOPAp5 0x00000010 -#define HC_XTA_Adif 0x00000000 -#define HC_XTA_Fog 0x00000001 -#define HC_XTA_Acur 0x00000002 -#define HC_XTA_HTXnTBLRA 0x00000003 -#define HC_XTA_Atex 0x00000004 -#define HC_XTA_Atexnext 0x00000005 -/*-- - */ -#define HC_HTXnTBLAsat_MASK 0x00800000 -#define HC_HTXnTBLAMB_MASK 0x00700000 -#define HC_HTXnTBLAa_MASK 0x0007c000 -#define HC_HTXnTBLAb_MASK 0x00000f80 -#define HC_HTXnTBLAc_MASK 0x0000001f -#define HC_HTXnTBLAMB_SHIFT 20 -#define HC_HTXnTBLAa_TOPA (HC_XTA_TOPA << 14) -#define HC_HTXnTBLAa_InvTOPA (HC_XTA_InvTOPA << 14) -#define HC_HTXnTBLAa_TOPAp5 (HC_XTA_TOPAp5 << 14) -#define HC_HTXnTBLAa_Adif (HC_XTA_Adif << 14) -#define HC_HTXnTBLAa_Fog (HC_XTA_Fog << 14) -#define HC_HTXnTBLAa_Acur (HC_XTA_Acur << 14) -#define HC_HTXnTBLAa_HTXnTBLRA (HC_XTA_HTXnTBLRA << 14) -#define HC_HTXnTBLAa_Atex (HC_XTA_Atex << 14) -#define HC_HTXnTBLAa_Atexnext (HC_XTA_Atexnext << 14) -#define HC_HTXnTBLAb_TOPA (HC_XTA_TOPA << 7) -#define HC_HTXnTBLAb_InvTOPA (HC_XTA_InvTOPA << 7) -#define HC_HTXnTBLAb_TOPAp5 (HC_XTA_TOPAp5 << 7) -#define HC_HTXnTBLAb_Adif (HC_XTA_Adif << 7) -#define HC_HTXnTBLAb_Fog (HC_XTA_Fog << 7) -#define HC_HTXnTBLAb_Acur (HC_XTA_Acur << 7) -#define HC_HTXnTBLAb_HTXnTBLRA (HC_XTA_HTXnTBLRA << 7) -#define HC_HTXnTBLAb_Atex (HC_XTA_Atex << 7) -#define HC_HTXnTBLAb_Atexnext (HC_XTA_Atexnext << 7) -#define HC_HTXnTBLAc_TOPA (HC_XTA_TOPA << 0) -#define HC_HTXnTBLAc_InvTOPA (HC_XTA_InvTOPA << 0) -#define HC_HTXnTBLAc_TOPAp5 (HC_XTA_TOPAp5 << 0) -#define HC_HTXnTBLAc_Adif (HC_XTA_Adif << 0) -#define HC_HTXnTBLAc_Fog (HC_XTA_Fog << 0) -#define HC_HTXnTBLAc_Acur (HC_XTA_Acur << 0) -#define HC_HTXnTBLAc_HTXnTBLRA (HC_XTA_HTXnTBLRA << 0) -#define HC_HTXnTBLAc_Atex (HC_XTA_Atex << 0) -#define HC_HTXnTBLAc_Atexnext (HC_XTA_Atexnext << 0) -/* HC_SubA_HTXnTBLRAa 0x0089 - */ -#define HC_HTXnTBLRAa_MASK 0x00ff0000 -#define HC_HTXnTBLRAb_MASK 0x0000ff00 -#define HC_HTXnTBLRAc_MASK 0x000000ff -#define HC_HTXnTBLRAa_SHIFT 16 -#define HC_HTXnTBLRAb_SHIFT 8 -#define HC_HTXnTBLRAc_SHIFT 0 -/* HC_SubA_HTXnTBLRFog 0x008a - */ -#define HC_HTXnTBLRFog_MASK 0x0000ff00 -#define HC_HTXnTBLRAbias_MASK 0x000000ff -#define HC_HTXnTBLRFog_SHIFT 8 -#define HC_HTXnTBLRAbias_SHIFT 0 -/* HC_SubA_HTXnLScale 0x0094 - */ -#define HC_HTXnLScale_MASK 0x0007fc00 -#define HC_HTXnLOff_MASK 0x000001ff -#define HC_HTXnLScale_SHIFT 10 -/* HC_SubA_HTXSMD 0x0000 - */ -#define HC_HTXSMD_MASK 0x00000080 -#define HC_HTXTMD_MASK 0x00000040 -#define HC_HTXNum_MASK 0x00000038 -#define HC_HTXTRMD_MASK 0x00000006 -#define HC_HTXCHCLR_MASK 0x00000001 -#define HC_HTXNum_SHIFT 3 - -/* Texture Palette n - */ -#define HC_SubType_TexPalette0 0x00000000 -#define HC_SubType_TexPalette1 0x00000001 -#define HC_SubType_FogTable 0x00000010 -#define HC_SubType_Stipple 0x00000014 -/* HC_SubA_TexPalette0 0x0000 - */ -#define HC_HTPnA_MASK 0xff000000 -#define HC_HTPnR_MASK 0x00ff0000 -#define HC_HTPnG_MASK 0x0000ff00 -#define HC_HTPnB_MASK 0x000000ff -/* HC_SubA_FogTable 0x0010 - */ -#define HC_HFPn3_MASK 0xff000000 -#define HC_HFPn2_MASK 0x00ff0000 -#define HC_HFPn1_MASK 0x0000ff00 -#define HC_HFPn_MASK 0x000000ff -#define HC_HFPn3_SHIFT 24 -#define HC_HFPn2_SHIFT 16 -#define HC_HFPn1_SHIFT 8 - -/* Auto Testing & Security - */ -#define HC_SubA_HenFIFOAT 0x0000 -#define HC_SubA_HFBDrawFirst 0x0004 -#define HC_SubA_HFBBasL 0x0005 -#define HC_SubA_HFBDst 0x0006 -/* HC_SubA_HenFIFOAT 0x0000 - */ -#define HC_HenFIFOAT_MASK 0x00000020 -#define HC_HenGEMILock_MASK 0x00000010 -#define HC_HenFBASwap_MASK 0x00000008 -#define HC_HenOT_MASK 0x00000004 -#define HC_HenCMDQ_MASK 0x00000002 -#define HC_HenTXCTSU_MASK 0x00000001 -/* HC_SubA_HFBDrawFirst 0x0004 - */ -#define HC_HFBDrawFirst_MASK 0x00000800 -#define HC_HFBQueue_MASK 0x00000400 -#define HC_HFBLock_MASK 0x00000200 -#define HC_HEOF_MASK 0x00000100 -#define HC_HFBBasH_MASK 0x000000ff - -/* GEMI Setting - */ -#define HC_SubA_HTArbRCM 0x0008 -#define HC_SubA_HTArbRZ 0x000a -#define HC_SubA_HTArbWZ 0x000b -#define HC_SubA_HTArbRTX 0x000c -#define HC_SubA_HTArbRCW 0x000d -#define HC_SubA_HTArbE2 0x000e -#define HC_SubA_HArbRQCM 0x0010 -#define HC_SubA_HArbWQCM 0x0011 -#define HC_SubA_HGEMITout 0x0020 -#define HC_SubA_HFthRTXD 0x0040 -#define HC_SubA_HFthRTXA 0x0044 -#define HC_SubA_HCMDQstL 0x0050 -#define HC_SubA_HCMDQendL 0x0051 -#define HC_SubA_HCMDQLen 0x0052 -/* HC_SubA_HTArbRCM 0x0008 - */ -#define HC_HTArbRCM_MASK 0x0000ffff -/* HC_SubA_HTArbRZ 0x000a - */ -#define HC_HTArbRZ_MASK 0x0000ffff -/* HC_SubA_HTArbWZ 0x000b - */ -#define HC_HTArbWZ_MASK 0x0000ffff -/* HC_SubA_HTArbRTX 0x000c - */ -#define HC_HTArbRTX_MASK 0x0000ffff -/* HC_SubA_HTArbRCW 0x000d - */ -#define HC_HTArbRCW_MASK 0x0000ffff -/* HC_SubA_HTArbE2 0x000e - */ -#define HC_HTArbE2_MASK 0x0000ffff -/* HC_SubA_HArbRQCM 0x0010 - */ -#define HC_HTArbRQCM_MASK 0x0000ffff -/* HC_SubA_HArbWQCM 0x0011 - */ -#define HC_HArbWQCM_MASK 0x0000ffff -/* HC_SubA_HGEMITout 0x0020 - */ -#define HC_HGEMITout_MASK 0x000f0000 -#define HC_HNPArbZC_MASK 0x0000ffff -#define HC_HGEMITout_SHIFT 16 -/* HC_SubA_HFthRTXD 0x0040 - */ -#define HC_HFthRTXD_MASK 0x00ff0000 -#define HC_HFthRZD_MASK 0x0000ff00 -#define HC_HFthWZD_MASK 0x000000ff -#define HC_HFthRTXD_SHIFT 16 -#define HC_HFthRZD_SHIFT 8 -/* HC_SubA_HFthRTXA 0x0044 - */ -#define HC_HFthRTXA_MASK 0x000000ff - -/****************************************************************************** -** Define the Halcyon Internal register access constants. For simulator only. -******************************************************************************/ -#define HC_SIMA_HAGPBstL 0x0000 -#define HC_SIMA_HAGPBendL 0x0001 -#define HC_SIMA_HAGPCMNT 0x0002 -#define HC_SIMA_HAGPBpL 0x0003 -#define HC_SIMA_HAGPBpH 0x0004 -#define HC_SIMA_HClipTB 0x0005 -#define HC_SIMA_HClipLR 0x0006 -#define HC_SIMA_HFPClipTL 0x0007 -#define HC_SIMA_HFPClipBL 0x0008 -#define HC_SIMA_HFPClipLL 0x0009 -#define HC_SIMA_HFPClipRL 0x000a -#define HC_SIMA_HFPClipTBH 0x000b -#define HC_SIMA_HFPClipLRH 0x000c -#define HC_SIMA_HLP 0x000d -#define HC_SIMA_HLPRF 0x000e -#define HC_SIMA_HSolidCL 0x000f -#define HC_SIMA_HPixGC 0x0010 -#define HC_SIMA_HSPXYOS 0x0011 -#define HC_SIMA_HCmdA 0x0012 -#define HC_SIMA_HCmdB 0x0013 -#define HC_SIMA_HEnable 0x0014 -#define HC_SIMA_HZWBBasL 0x0015 -#define HC_SIMA_HZWBBasH 0x0016 -#define HC_SIMA_HZWBType 0x0017 -#define HC_SIMA_HZBiasL 0x0018 -#define HC_SIMA_HZWBend 0x0019 -#define HC_SIMA_HZWTMD 0x001a -#define HC_SIMA_HZWCDL 0x001b -#define HC_SIMA_HZWCTAGnum 0x001c -#define HC_SIMA_HZCYNum 0x001d -#define HC_SIMA_HZWCFire 0x001e -/* #define HC_SIMA_HSBBasL 0x001d */ -/* #define HC_SIMA_HSBBasH 0x001e */ -/* #define HC_SIMA_HSBFM 0x001f */ -#define HC_SIMA_HSTREF 0x0020 -#define HC_SIMA_HSTMD 0x0021 -#define HC_SIMA_HABBasL 0x0022 -#define HC_SIMA_HABBasH 0x0023 -#define HC_SIMA_HABFM 0x0024 -#define HC_SIMA_HATMD 0x0025 -#define HC_SIMA_HABLCsat 0x0026 -#define HC_SIMA_HABLCop 0x0027 -#define HC_SIMA_HABLAsat 0x0028 -#define HC_SIMA_HABLAop 0x0029 -#define HC_SIMA_HABLRCa 0x002a -#define HC_SIMA_HABLRFCa 0x002b -#define HC_SIMA_HABLRCbias 0x002c -#define HC_SIMA_HABLRCb 0x002d -#define HC_SIMA_HABLRFCb 0x002e -#define HC_SIMA_HABLRAa 0x002f -#define HC_SIMA_HABLRAb 0x0030 -#define HC_SIMA_HDBBasL 0x0031 -#define HC_SIMA_HDBBasH 0x0032 -#define HC_SIMA_HDBFM 0x0033 -#define HC_SIMA_HFBBMSKL 0x0034 -#define HC_SIMA_HROP 0x0035 -#define HC_SIMA_HFogLF 0x0036 -#define HC_SIMA_HFogCL 0x0037 -#define HC_SIMA_HFogCH 0x0038 -#define HC_SIMA_HFogStL 0x0039 -#define HC_SIMA_HFogStH 0x003a -#define HC_SIMA_HFogOOdMF 0x003b -#define HC_SIMA_HFogOOdEF 0x003c -#define HC_SIMA_HFogEndL 0x003d -#define HC_SIMA_HFogDenst 0x003e -/*---- start of texture 0 setting ---- - */ -#define HC_SIMA_HTX0L0BasL 0x0040 -#define HC_SIMA_HTX0L1BasL 0x0041 -#define HC_SIMA_HTX0L2BasL 0x0042 -#define HC_SIMA_HTX0L3BasL 0x0043 -#define HC_SIMA_HTX0L4BasL 0x0044 -#define HC_SIMA_HTX0L5BasL 0x0045 -#define HC_SIMA_HTX0L6BasL 0x0046 -#define HC_SIMA_HTX0L7BasL 0x0047 -#define HC_SIMA_HTX0L8BasL 0x0048 -#define HC_SIMA_HTX0L9BasL 0x0049 -#define HC_SIMA_HTX0LaBasL 0x004a -#define HC_SIMA_HTX0LbBasL 0x004b -#define HC_SIMA_HTX0LcBasL 0x004c -#define HC_SIMA_HTX0LdBasL 0x004d -#define HC_SIMA_HTX0LeBasL 0x004e -#define HC_SIMA_HTX0LfBasL 0x004f -#define HC_SIMA_HTX0L10BasL 0x0050 -#define HC_SIMA_HTX0L11BasL 0x0051 -#define HC_SIMA_HTX0L012BasH 0x0052 -#define HC_SIMA_HTX0L345BasH 0x0053 -#define HC_SIMA_HTX0L678BasH 0x0054 -#define HC_SIMA_HTX0L9abBasH 0x0055 -#define HC_SIMA_HTX0LcdeBasH 0x0056 -#define HC_SIMA_HTX0Lf1011BasH 0x0057 -#define HC_SIMA_HTX0L0Pit 0x0058 -#define HC_SIMA_HTX0L1Pit 0x0059 -#define HC_SIMA_HTX0L2Pit 0x005a -#define HC_SIMA_HTX0L3Pit 0x005b -#define HC_SIMA_HTX0L4Pit 0x005c -#define HC_SIMA_HTX0L5Pit 0x005d -#define HC_SIMA_HTX0L6Pit 0x005e -#define HC_SIMA_HTX0L7Pit 0x005f -#define HC_SIMA_HTX0L8Pit 0x0060 -#define HC_SIMA_HTX0L9Pit 0x0061 -#define HC_SIMA_HTX0LaPit 0x0062 -#define HC_SIMA_HTX0LbPit 0x0063 -#define HC_SIMA_HTX0LcPit 0x0064 -#define HC_SIMA_HTX0LdPit 0x0065 -#define HC_SIMA_HTX0LePit 0x0066 -#define HC_SIMA_HTX0LfPit 0x0067 -#define HC_SIMA_HTX0L10Pit 0x0068 -#define HC_SIMA_HTX0L11Pit 0x0069 -#define HC_SIMA_HTX0L0_5WE 0x006a -#define HC_SIMA_HTX0L6_bWE 0x006b -#define HC_SIMA_HTX0Lc_11WE 0x006c -#define HC_SIMA_HTX0L0_5HE 0x006d -#define HC_SIMA_HTX0L6_bHE 0x006e -#define HC_SIMA_HTX0Lc_11HE 0x006f -#define HC_SIMA_HTX0L0OS 0x0070 -#define HC_SIMA_HTX0TB 0x0071 -#define HC_SIMA_HTX0MPMD 0x0072 -#define HC_SIMA_HTX0CLODu 0x0073 -#define HC_SIMA_HTX0FM 0x0074 -#define HC_SIMA_HTX0TRCH 0x0075 -#define HC_SIMA_HTX0TRCL 0x0076 -#define HC_SIMA_HTX0TBC 0x0077 -#define HC_SIMA_HTX0TRAH 0x0078 -#define HC_SIMA_HTX0TBLCsat 0x0079 -#define HC_SIMA_HTX0TBLCop 0x007a -#define HC_SIMA_HTX0TBLMPfog 0x007b -#define HC_SIMA_HTX0TBLAsat 0x007c -#define HC_SIMA_HTX0TBLRCa 0x007d -#define HC_SIMA_HTX0TBLRCb 0x007e -#define HC_SIMA_HTX0TBLRCc 0x007f -#define HC_SIMA_HTX0TBLRCbias 0x0080 -#define HC_SIMA_HTX0TBLRAa 0x0081 -#define HC_SIMA_HTX0TBLRFog 0x0082 -#define HC_SIMA_HTX0BumpM00 0x0083 -#define HC_SIMA_HTX0BumpM01 0x0084 -#define HC_SIMA_HTX0BumpM10 0x0085 -#define HC_SIMA_HTX0BumpM11 0x0086 -#define HC_SIMA_HTX0LScale 0x0087 -/*---- end of texture 0 setting ---- 0x008f - */ -#define HC_SIMA_TX0TX1_OFF 0x0050 -/*---- start of texture 1 setting ---- - */ -#define HC_SIMA_HTX1L0BasL (HC_SIMA_HTX0L0BasL + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L1BasL (HC_SIMA_HTX0L1BasL + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L2BasL (HC_SIMA_HTX0L2BasL + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L3BasL (HC_SIMA_HTX0L3BasL + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L4BasL (HC_SIMA_HTX0L4BasL + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L5BasL (HC_SIMA_HTX0L5BasL + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L6BasL (HC_SIMA_HTX0L6BasL + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L7BasL (HC_SIMA_HTX0L7BasL + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L8BasL (HC_SIMA_HTX0L8BasL + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L9BasL (HC_SIMA_HTX0L9BasL + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1LaBasL (HC_SIMA_HTX0LaBasL + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1LbBasL (HC_SIMA_HTX0LbBasL + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1LcBasL (HC_SIMA_HTX0LcBasL + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1LdBasL (HC_SIMA_HTX0LdBasL + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1LeBasL (HC_SIMA_HTX0LeBasL + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1LfBasL (HC_SIMA_HTX0LfBasL + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L10BasL (HC_SIMA_HTX0L10BasL + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L11BasL (HC_SIMA_HTX0L11BasL + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L012BasH (HC_SIMA_HTX0L012BasH + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L345BasH (HC_SIMA_HTX0L345BasH + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L678BasH (HC_SIMA_HTX0L678BasH + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L9abBasH (HC_SIMA_HTX0L9abBasH + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1LcdeBasH (HC_SIMA_HTX0LcdeBasH + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1Lf1011BasH (HC_SIMA_HTX0Lf1011BasH + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L0Pit (HC_SIMA_HTX0L0Pit + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L1Pit (HC_SIMA_HTX0L1Pit + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L2Pit (HC_SIMA_HTX0L2Pit + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L3Pit (HC_SIMA_HTX0L3Pit + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L4Pit (HC_SIMA_HTX0L4Pit + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L5Pit (HC_SIMA_HTX0L5Pit + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L6Pit (HC_SIMA_HTX0L6Pit + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L7Pit (HC_SIMA_HTX0L7Pit + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L8Pit (HC_SIMA_HTX0L8Pit + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L9Pit (HC_SIMA_HTX0L9Pit + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1LaPit (HC_SIMA_HTX0LaPit + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1LbPit (HC_SIMA_HTX0LbPit + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1LcPit (HC_SIMA_HTX0LcPit + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1LdPit (HC_SIMA_HTX0LdPit + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1LePit (HC_SIMA_HTX0LePit + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1LfPit (HC_SIMA_HTX0LfPit + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L10Pit (HC_SIMA_HTX0L10Pit + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L11Pit (HC_SIMA_HTX0L11Pit + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L0_5WE (HC_SIMA_HTX0L0_5WE + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L6_bWE (HC_SIMA_HTX0L6_bWE + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1Lc_11WE (HC_SIMA_HTX0Lc_11WE + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L0_5HE (HC_SIMA_HTX0L0_5HE + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L6_bHE (HC_SIMA_HTX0L6_bHE + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1Lc_11HE (HC_SIMA_HTX0Lc_11HE + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1L0OS (HC_SIMA_HTX0L0OS + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1TB (HC_SIMA_HTX0TB + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1MPMD (HC_SIMA_HTX0MPMD + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1CLODu (HC_SIMA_HTX0CLODu + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1FM (HC_SIMA_HTX0FM + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1TRCH (HC_SIMA_HTX0TRCH + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1TRCL (HC_SIMA_HTX0TRCL + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1TBC (HC_SIMA_HTX0TBC + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1TRAH (HC_SIMA_HTX0TRAH + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1LTC (HC_SIMA_HTX0LTC + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1LTA (HC_SIMA_HTX0LTA + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1TBLCsat (HC_SIMA_HTX0TBLCsat + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1TBLCop (HC_SIMA_HTX0TBLCop + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1TBLMPfog (HC_SIMA_HTX0TBLMPfog + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1TBLAsat (HC_SIMA_HTX0TBLAsat + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1TBLRCa (HC_SIMA_HTX0TBLRCa + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1TBLRCb (HC_SIMA_HTX0TBLRCb + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1TBLRCc (HC_SIMA_HTX0TBLRCc + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1TBLRCbias (HC_SIMA_HTX0TBLRCbias + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1TBLRAa (HC_SIMA_HTX0TBLRAa + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1TBLRFog (HC_SIMA_HTX0TBLRFog + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1BumpM00 (HC_SIMA_HTX0BumpM00 + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1BumpM01 (HC_SIMA_HTX0BumpM01 + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1BumpM10 (HC_SIMA_HTX0BumpM10 + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1BumpM11 (HC_SIMA_HTX0BumpM11 + HC_SIMA_TX0TX1_OFF) -#define HC_SIMA_HTX1LScale (HC_SIMA_HTX0LScale + HC_SIMA_TX0TX1_OFF) -/*---- end of texture 1 setting ---- 0xaf - */ -#define HC_SIMA_HTXSMD 0x00b0 -#define HC_SIMA_HenFIFOAT 0x00b1 -#define HC_SIMA_HFBDrawFirst 0x00b2 -#define HC_SIMA_HFBBasL 0x00b3 -#define HC_SIMA_HTArbRCM 0x00b4 -#define HC_SIMA_HTArbRZ 0x00b5 -#define HC_SIMA_HTArbWZ 0x00b6 -#define HC_SIMA_HTArbRTX 0x00b7 -#define HC_SIMA_HTArbRCW 0x00b8 -#define HC_SIMA_HTArbE2 0x00b9 -#define HC_SIMA_HGEMITout 0x00ba -#define HC_SIMA_HFthRTXD 0x00bb -#define HC_SIMA_HFthRTXA 0x00bc -/* Define the texture palette 0 - */ -#define HC_SIMA_HTP0 0x0100 -#define HC_SIMA_HTP1 0x0200 -#define HC_SIMA_FOGTABLE 0x0300 -#define HC_SIMA_STIPPLE 0x0400 -#define HC_SIMA_HE3Fire 0x0440 -#define HC_SIMA_TRANS_SET 0x0441 -#define HC_SIMA_HREngSt 0x0442 -#define HC_SIMA_HRFIFOempty 0x0443 -#define HC_SIMA_HRFIFOfull 0x0444 -#define HC_SIMA_HRErr 0x0445 -#define HC_SIMA_FIFOstatus 0x0446 - -/****************************************************************************** -** Define the AGP command header. -******************************************************************************/ -#define HC_ACMD_MASK 0xfe000000 -#define HC_ACMD_SUB_MASK 0x0c000000 -#define HC_ACMD_HCmdA 0xee000000 -#define HC_ACMD_HCmdB 0xec000000 -#define HC_ACMD_HCmdC 0xea000000 -#define HC_ACMD_H1 0xf0000000 -#define HC_ACMD_H2 0xf2000000 -#define HC_ACMD_H3 0xf4000000 -#define HC_ACMD_H4 0xf6000000 - -#define HC_ACMD_H1IO_MASK 0x000001ff -#define HC_ACMD_H2IO1_MASK 0x001ff000 -#define HC_ACMD_H2IO2_MASK 0x000001ff -#define HC_ACMD_H2IO1_SHIFT 12 -#define HC_ACMD_H2IO2_SHIFT 0 -#define HC_ACMD_H3IO_MASK 0x000001ff -#define HC_ACMD_H3COUNT_MASK 0x01fff000 -#define HC_ACMD_H3COUNT_SHIFT 12 -#define HC_ACMD_H4ID_MASK 0x000001ff -#define HC_ACMD_H4COUNT_MASK 0x01fffe00 -#define HC_ACMD_H4COUNT_SHIFT 9 - -/******************************************************************************** -** Define Header -********************************************************************************/ -#define HC_HEADER2 0xF210F110 - -/******************************************************************************** -** Define Dummy Value -********************************************************************************/ -#define HC_DUMMY 0xCCCCCCCC -/******************************************************************************** -** Define for DMA use -********************************************************************************/ -#define HALCYON_HEADER2 0XF210F110 -#define HALCYON_FIRECMD 0XEE100000 -#define HALCYON_FIREMASK 0XFFF00000 -#define HALCYON_CMDB 0XEC000000 -#define HALCYON_CMDBMASK 0XFFFE0000 -#define HALCYON_SUB_ADDR0 0X00000000 -#define HALCYON_HEADER1MASK 0XFFFFFC00 -#define HALCYON_HEADER1 0XF0000000 -#define HC_SubA_HAGPBstL 0x0060 -#define HC_SubA_HAGPBendL 0x0061 -#define HC_SubA_HAGPCMNT 0x0062 -#define HC_SubA_HAGPBpL 0x0063 -#define HC_SubA_HAGPBpH 0x0064 -#define HC_HAGPCMNT_MASK 0x00800000 -#define HC_HCmdErrClr_MASK 0x00400000 -#define HC_HAGPBendH_MASK 0x0000ff00 -#define HC_HAGPBstH_MASK 0x000000ff -#define HC_HAGPBendH_SHIFT 8 -#define HC_HAGPBstH_SHIFT 0 -#define HC_HAGPBpL_MASK 0x00fffffc -#define HC_HAGPBpID_MASK 0x00000003 -#define HC_HAGPBpID_PAUSE 0x00000000 -#define HC_HAGPBpID_JUMP 0x00000001 -#define HC_HAGPBpID_STOP 0x00000002 -#define HC_HAGPBpH_MASK 0x00ffffff - -#define VIA_VIDEO_HEADER5 0xFE040000 -#define VIA_VIDEO_HEADER6 0xFE050000 -#define VIA_VIDEO_HEADER7 0xFE060000 -#define VIA_VIDEOMASK 0xFFFF0000 -#endif diff --git a/drivers/gpu/drm/via/via_dma.c b/drivers/gpu/drm/via/via_dma.c deleted file mode 100644 index 177b0499abf1..000000000000 --- a/drivers/gpu/drm/via/via_dma.c +++ /dev/null @@ -1,744 +0,0 @@ -/* via_dma.c -- DMA support for the VIA Unichrome/Pro - * - * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. - * All Rights Reserved. - * - * Copyright 2004 Digeo, Inc., Palo Alto, CA, U.S.A. - * All Rights Reserved. - * - * Copyright 2004 The Unichrome project. - * All Rights Reserved. - * - * Permission is hereby granted, free of charge, to any person obtaining a - * copy of this software and associated documentation files (the "Software"), - * to deal in the Software without restriction, including without limitation - * the rights to use, copy, modify, merge, publish, distribute, sub license, - * and/or sell copies of the Software, and to permit persons to whom the - * Software is furnished to do so, subject to the following conditions: - * - * The above copyright notice and this permission notice (including the - * next paragraph) shall be included in all copies or substantial portions - * of the Software. - * - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL - * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, - * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR - * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE - * USE OR OTHER DEALINGS IN THE SOFTWARE. - * - * Authors: - * Tungsten Graphics, - * Erdi Chen, - * Thomas Hellstrom. - */ - -#include <linux/delay.h> -#include <linux/uaccess.h> - -#include <drm/drm.h> -#include <drm/drm_device.h> -#include <drm/drm_file.h> -#include <drm/via_drm.h> - -#include "via_drv.h" -#include "via_3d_reg.h" - -#define CMDBUF_ALIGNMENT_SIZE (0x100) -#define CMDBUF_ALIGNMENT_MASK (0x0ff) - -/* defines for VIA 3D registers */ -#define VIA_REG_STATUS 0x400 -#define VIA_REG_TRANSET 0x43C -#define VIA_REG_TRANSPACE 0x440 - -/* VIA_REG_STATUS(0x400): Engine Status */ -#define VIA_CMD_RGTR_BUSY 0x00000080 /* Command Regulator is busy */ -#define VIA_2D_ENG_BUSY 0x00000001 /* 2D Engine is busy */ -#define VIA_3D_ENG_BUSY 0x00000002 /* 3D Engine is busy */ -#define VIA_VR_QUEUE_BUSY 0x00020000 /* Virtual Queue is busy */ - -#define SetReg2DAGP(nReg, nData) { \ - *((uint32_t *)(vb)) = ((nReg) >> 2) | HALCYON_HEADER1; \ - *((uint32_t *)(vb) + 1) = (nData); \ - vb = ((uint32_t *)vb) + 2; \ - dev_priv->dma_low += 8; \ -} - -#define via_flush_write_combine() mb() - -#define VIA_OUT_RING_QW(w1, w2) do { \ - *vb++ = (w1); \ - *vb++ = (w2); \ - dev_priv->dma_low += 8; \ -} while (0) - -static void via_cmdbuf_start(drm_via_private_t *dev_priv); -static void via_cmdbuf_pause(drm_via_private_t *dev_priv); -static void via_cmdbuf_reset(drm_via_private_t *dev_priv); -static void via_cmdbuf_rewind(drm_via_private_t *dev_priv); -static int via_wait_idle(drm_via_private_t *dev_priv); -static void via_pad_cache(drm_via_private_t *dev_priv, int qwords); - -/* - * Free space in command buffer. - */ - -static uint32_t via_cmdbuf_space(drm_via_private_t *dev_priv) -{ - uint32_t agp_base = dev_priv->dma_offset + (uint32_t) dev_priv->agpAddr; - uint32_t hw_addr = *(dev_priv->hw_addr_ptr) - agp_base; - - return ((hw_addr <= dev_priv->dma_low) ? - (dev_priv->dma_high + hw_addr - dev_priv->dma_low) : - (hw_addr - dev_priv->dma_low)); -} - -/* - * How much does the command regulator lag behind? - */ - -static uint32_t via_cmdbuf_lag(drm_via_private_t *dev_priv) -{ - uint32_t agp_base = dev_priv->dma_offset + (uint32_t) dev_priv->agpAddr; - uint32_t hw_addr = *(dev_priv->hw_addr_ptr) - agp_base; - - return ((hw_addr <= dev_priv->dma_low) ? - (dev_priv->dma_low - hw_addr) : - (dev_priv->dma_wrap + dev_priv->dma_low - hw_addr)); -} - -/* - * Check that the given size fits in the buffer, otherwise wait. - */ - -static inline int -via_cmdbuf_wait(drm_via_private_t *dev_priv, unsigned int size) -{ - uint32_t agp_base = dev_priv->dma_offset + (uint32_t) dev_priv->agpAddr; - uint32_t cur_addr, hw_addr, next_addr; - volatile uint32_t *hw_addr_ptr; - uint32_t count; - hw_addr_ptr = dev_priv->hw_addr_ptr; - cur_addr = dev_priv->dma_low; - next_addr = cur_addr + size + 512 * 1024; - count = 1000000; - do { - hw_addr = *hw_addr_ptr - agp_base; - if (count-- == 0) { - DRM_ERROR - ("via_cmdbuf_wait timed out hw %x cur_addr %x next_addr %x\n", - hw_addr, cur_addr, next_addr); - return -1; - } - if ((cur_addr < hw_addr) && (next_addr >= hw_addr)) - msleep(1); - } while ((cur_addr < hw_addr) && (next_addr >= hw_addr)); - return 0; -} - -/* - * Checks whether buffer head has reach the end. Rewind the ring buffer - * when necessary. - * - * Returns virtual pointer to ring buffer. - */ - -static inline uint32_t *via_check_dma(drm_via_private_t * dev_priv, - unsigned int size) -{ - if ((dev_priv->dma_low + size + 4 * CMDBUF_ALIGNMENT_SIZE) > - dev_priv->dma_high) { - via_cmdbuf_rewind(dev_priv); - } - if (via_cmdbuf_wait(dev_priv, size) != 0) - return NULL; - - return (uint32_t *) (dev_priv->dma_ptr + dev_priv->dma_low); -} - -int via_dma_cleanup(struct drm_device *dev) -{ - if (dev->dev_private) { - drm_via_private_t *dev_priv = - (drm_via_private_t *) dev->dev_private; - - if (dev_priv->ring.virtual_start) { - via_cmdbuf_reset(dev_priv); - - drm_legacy_ioremapfree(&dev_priv->ring.map, dev); - dev_priv->ring.virtual_start = NULL; - } - - } - - return 0; -} - -static int via_initialize(struct drm_device *dev, - drm_via_private_t *dev_priv, - drm_via_dma_init_t *init) -{ - if (!dev_priv || !dev_priv->mmio) { - DRM_ERROR("via_dma_init called before via_map_init\n"); - return -EFAULT; - } - - if (dev_priv->ring.virtual_start != NULL) { - DRM_ERROR("called again without calling cleanup\n"); - return -EFAULT; - } - - if (!dev->agp || !dev->agp->base) { - DRM_ERROR("called with no agp memory available\n"); - return -EFAULT; - } - - if (dev_priv->chipset == VIA_DX9_0) { - DRM_ERROR("AGP DMA is not supported on this chip\n"); - return -EINVAL; - } - - dev_priv->ring.map.offset = dev->agp->base + init->offset; - dev_priv->ring.map.size = init->size; - dev_priv->ring.map.type = 0; - dev_priv->ring.map.flags = 0; - dev_priv->ring.map.mtrr = 0; - - drm_legacy_ioremap(&dev_priv->ring.map, dev); - - if (dev_priv->ring.map.handle == NULL) { - via_dma_cleanup(dev); - DRM_ERROR("can not ioremap virtual address for" - " ring buffer\n"); - return -ENOMEM; - } - - dev_priv->ring.virtual_start = dev_priv->ring.map.handle; - - dev_priv->dma_ptr = dev_priv->ring.virtual_start; - dev_priv->dma_low = 0; - dev_priv->dma_high = init->size; - dev_priv->dma_wrap = init->size; - dev_priv->dma_offset = init->offset; - dev_priv->last_pause_ptr = NULL; - dev_priv->hw_addr_ptr = - (volatile uint32_t *)((char *)dev_priv->mmio->handle + - init->reg_pause_addr); - - via_cmdbuf_start(dev_priv); - - return 0; -} - -static int via_dma_init(struct drm_device *dev, void *data, struct drm_file *file_priv) -{ - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; - drm_via_dma_init_t *init = data; - int retcode = 0; - - switch (init->func) { - case VIA_INIT_DMA: - if (!capable(CAP_SYS_ADMIN)) - retcode = -EPERM; - else - retcode = via_initialize(dev, dev_priv, init); - break; - case VIA_CLEANUP_DMA: - if (!capable(CAP_SYS_ADMIN)) - retcode = -EPERM; - else - retcode = via_dma_cleanup(dev); - break; - case VIA_DMA_INITIALIZED: - retcode = (dev_priv->ring.virtual_start != NULL) ? - 0 : -EFAULT; - break; - default: - retcode = -EINVAL; - break; - } - - return retcode; -} - -static int via_dispatch_cmdbuffer(struct drm_device *dev, drm_via_cmdbuffer_t *cmd) -{ - drm_via_private_t *dev_priv; - uint32_t *vb; - int ret; - - dev_priv = (drm_via_private_t *) dev->dev_private; - - if (dev_priv->ring.virtual_start == NULL) { - DRM_ERROR("called without initializing AGP ring buffer.\n"); - return -EFAULT; - } - - if (cmd->size > VIA_PCI_BUF_SIZE) - return -ENOMEM; - - if (copy_from_user(dev_priv->pci_buf, cmd->buf, cmd->size)) - return -EFAULT; - - /* - * Running this function on AGP memory is dead slow. Therefore - * we run it on a temporary cacheable system memory buffer and - * copy it to AGP memory when ready. - */ - - if ((ret = - via_verify_command_stream((uint32_t *) dev_priv->pci_buf, - cmd->size, dev, 1))) { - return ret; - } - - vb = via_check_dma(dev_priv, (cmd->size < 0x100) ? 0x102 : cmd->size); - if (vb == NULL) - return -EAGAIN; - - memcpy(vb, dev_priv->pci_buf, cmd->size); - - dev_priv->dma_low += cmd->size; - - /* - * Small submissions somehow stalls the CPU. (AGP cache effects?) - * pad to greater size. - */ - - if (cmd->size < 0x100) - via_pad_cache(dev_priv, (0x100 - cmd->size) >> 3); - via_cmdbuf_pause(dev_priv); - - return 0; -} - -int via_driver_dma_quiescent(struct drm_device *dev) -{ - drm_via_private_t *dev_priv = dev->dev_private; - - if (!via_wait_idle(dev_priv)) - return -EBUSY; - return 0; -} - -static int via_flush_ioctl(struct drm_device *dev, void *data, struct drm_file *file_priv) -{ - - LOCK_TEST_WITH_RETURN(dev, file_priv); - - return via_driver_dma_quiescent(dev); -} - -static int via_cmdbuffer(struct drm_device *dev, void *data, struct drm_file *file_priv) -{ - drm_via_cmdbuffer_t *cmdbuf = data; - int ret; - - LOCK_TEST_WITH_RETURN(dev, file_priv); - - DRM_DEBUG("buf %p size %lu\n", cmdbuf->buf, cmdbuf->size); - - ret = via_dispatch_cmdbuffer(dev, cmdbuf); - return ret; -} - -static int via_dispatch_pci_cmdbuffer(struct drm_device *dev, - drm_via_cmdbuffer_t *cmd) -{ - drm_via_private_t *dev_priv = dev->dev_private; - int ret; - - if (cmd->size > VIA_PCI_BUF_SIZE) - return -ENOMEM; - if (copy_from_user(dev_priv->pci_buf, cmd->buf, cmd->size)) - return -EFAULT; - - if ((ret = - via_verify_command_stream((uint32_t *) dev_priv->pci_buf, - cmd->size, dev, 0))) { - return ret; - } - - ret = - via_parse_command_stream(dev, (const uint32_t *)dev_priv->pci_buf, - cmd->size); - return ret; -} - -static int via_pci_cmdbuffer(struct drm_device *dev, void *data, struct drm_file *file_priv) -{ - drm_via_cmdbuffer_t *cmdbuf = data; - int ret; - - LOCK_TEST_WITH_RETURN(dev, file_priv); - - DRM_DEBUG("buf %p size %lu\n", cmdbuf->buf, cmdbuf->size); - - ret = via_dispatch_pci_cmdbuffer(dev, cmdbuf); - return ret; -} - -static inline uint32_t *via_align_buffer(drm_via_private_t *dev_priv, - uint32_t * vb, int qw_count) -{ - for (; qw_count > 0; --qw_count) - VIA_OUT_RING_QW(HC_DUMMY, HC_DUMMY); - return vb; -} - -/* - * This function is used internally by ring buffer management code. - * - * Returns virtual pointer to ring buffer. - */ -static inline uint32_t *via_get_dma(drm_via_private_t *dev_priv) -{ - return (uint32_t *) (dev_priv->dma_ptr + dev_priv->dma_low); -} - -/* - * Hooks a segment of data into the tail of the ring-buffer by - * modifying the pause address stored in the buffer itself. If - * the regulator has already paused, restart it. - */ -static int via_hook_segment(drm_via_private_t *dev_priv, - uint32_t pause_addr_hi, uint32_t pause_addr_lo, - int no_pci_fire) -{ - int paused, count; - volatile uint32_t *paused_at = dev_priv->last_pause_ptr; - uint32_t reader, ptr; - uint32_t diff; - - paused = 0; - via_flush_write_combine(); - (void) *(volatile uint32_t *)(via_get_dma(dev_priv) - 1); - - *paused_at = pause_addr_lo; - via_flush_write_combine(); - (void) *paused_at; - - reader = *(dev_priv->hw_addr_ptr); - ptr = ((volatile char *)paused_at - dev_priv->dma_ptr) + - dev_priv->dma_offset + (uint32_t) dev_priv->agpAddr + 4; - - dev_priv->last_pause_ptr = via_get_dma(dev_priv) - 1; - - /* - * If there is a possibility that the command reader will - * miss the new pause address and pause on the old one, - * In that case we need to program the new start address - * using PCI. - */ - - diff = (uint32_t) (ptr - reader) - dev_priv->dma_diff; - count = 10000000; - while (diff == 0 && count--) { - paused = (via_read(dev_priv, 0x41c) & 0x80000000); - if (paused) - break; - reader = *(dev_priv->hw_addr_ptr); - diff = (uint32_t) (ptr - reader) - dev_priv->dma_diff; - } - - paused = via_read(dev_priv, 0x41c) & 0x80000000; - - if (paused && !no_pci_fire) { - reader = *(dev_priv->hw_addr_ptr); - diff = (uint32_t) (ptr - reader) - dev_priv->dma_diff; - diff &= (dev_priv->dma_high - 1); - if (diff != 0 && diff < (dev_priv->dma_high >> 1)) { - DRM_ERROR("Paused at incorrect address. " - "0x%08x, 0x%08x 0x%08x\n", - ptr, reader, dev_priv->dma_diff); - } else if (diff == 0) { - /* - * There is a concern that these writes may stall the PCI bus - * if the GPU is not idle. However, idling the GPU first - * doesn't make a difference. - */ - - via_write(dev_priv, VIA_REG_TRANSET, (HC_ParaType_PreCR << 16)); - via_write(dev_priv, VIA_REG_TRANSPACE, pause_addr_hi); - via_write(dev_priv, VIA_REG_TRANSPACE, pause_addr_lo); - via_read(dev_priv, VIA_REG_TRANSPACE); - } - } - return paused; -} - -static int via_wait_idle(drm_via_private_t *dev_priv) -{ - int count = 10000000; - - while (!(via_read(dev_priv, VIA_REG_STATUS) & VIA_VR_QUEUE_BUSY) && --count) - ; - - while (count && (via_read(dev_priv, VIA_REG_STATUS) & - (VIA_CMD_RGTR_BUSY | VIA_2D_ENG_BUSY | - VIA_3D_ENG_BUSY))) - --count; - return count; -} - -static uint32_t *via_align_cmd(drm_via_private_t *dev_priv, uint32_t cmd_type, - uint32_t addr, uint32_t *cmd_addr_hi, - uint32_t *cmd_addr_lo, int skip_wait) -{ - uint32_t agp_base; - uint32_t cmd_addr, addr_lo, addr_hi; - uint32_t *vb; - uint32_t qw_pad_count; - - if (!skip_wait) - via_cmdbuf_wait(dev_priv, 2 * CMDBUF_ALIGNMENT_SIZE); - - vb = via_get_dma(dev_priv); - VIA_OUT_RING_QW(HC_HEADER2 | ((VIA_REG_TRANSET >> 2) << 12) | - (VIA_REG_TRANSPACE >> 2), HC_ParaType_PreCR << 16); - agp_base = dev_priv->dma_offset + (uint32_t) dev_priv->agpAddr; - qw_pad_count = (CMDBUF_ALIGNMENT_SIZE >> 3) - - ((dev_priv->dma_low & CMDBUF_ALIGNMENT_MASK) >> 3); - - cmd_addr = (addr) ? addr : - agp_base + dev_priv->dma_low - 8 + (qw_pad_count << 3); - addr_lo = ((HC_SubA_HAGPBpL << 24) | (cmd_type & HC_HAGPBpID_MASK) | - (cmd_addr & HC_HAGPBpL_MASK)); - addr_hi = ((HC_SubA_HAGPBpH << 24) | (cmd_addr >> 24)); - - vb = via_align_buffer(dev_priv, vb, qw_pad_count - 1); - VIA_OUT_RING_QW(*cmd_addr_hi = addr_hi, *cmd_addr_lo = addr_lo); - return vb; -} - -static void via_cmdbuf_start(drm_via_private_t *dev_priv) -{ - uint32_t pause_addr_lo, pause_addr_hi; - uint32_t start_addr, start_addr_lo; - uint32_t end_addr, end_addr_lo; - uint32_t command; - uint32_t agp_base; - uint32_t ptr; - uint32_t reader; - int count; - - dev_priv->dma_low = 0; - - agp_base = dev_priv->dma_offset + (uint32_t) dev_priv->agpAddr; - start_addr = agp_base; - end_addr = agp_base + dev_priv->dma_high; - - start_addr_lo = ((HC_SubA_HAGPBstL << 24) | (start_addr & 0xFFFFFF)); - end_addr_lo = ((HC_SubA_HAGPBendL << 24) | (end_addr & 0xFFFFFF)); - command = ((HC_SubA_HAGPCMNT << 24) | (start_addr >> 24) | - ((end_addr & 0xff000000) >> 16)); - - dev_priv->last_pause_ptr = - via_align_cmd(dev_priv, HC_HAGPBpID_PAUSE, 0, - &pause_addr_hi, &pause_addr_lo, 1) - 1; - - via_flush_write_combine(); - (void) *(volatile uint32_t *)dev_priv->last_pause_ptr; - - via_write(dev_priv, VIA_REG_TRANSET, (HC_ParaType_PreCR << 16)); - via_write(dev_priv, VIA_REG_TRANSPACE, command); - via_write(dev_priv, VIA_REG_TRANSPACE, start_addr_lo); - via_write(dev_priv, VIA_REG_TRANSPACE, end_addr_lo); - - via_write(dev_priv, VIA_REG_TRANSPACE, pause_addr_hi); - via_write(dev_priv, VIA_REG_TRANSPACE, pause_addr_lo); - wmb(); - via_write(dev_priv, VIA_REG_TRANSPACE, command | HC_HAGPCMNT_MASK); - via_read(dev_priv, VIA_REG_TRANSPACE); - - dev_priv->dma_diff = 0; - - count = 10000000; - while (!(via_read(dev_priv, 0x41c) & 0x80000000) && count--); - - reader = *(dev_priv->hw_addr_ptr); - ptr = ((volatile char *)dev_priv->last_pause_ptr - dev_priv->dma_ptr) + - dev_priv->dma_offset + (uint32_t) dev_priv->agpAddr + 4; - - /* - * This is the difference between where we tell the - * command reader to pause and where it actually pauses. - * This differs between hw implementation so we need to - * detect it. - */ - - dev_priv->dma_diff = ptr - reader; -} - -static void via_pad_cache(drm_via_private_t *dev_priv, int qwords) -{ - uint32_t *vb; - - via_cmdbuf_wait(dev_priv, qwords + 2); - vb = via_get_dma(dev_priv); - VIA_OUT_RING_QW(HC_HEADER2, HC_ParaType_NotTex << 16); - via_align_buffer(dev_priv, vb, qwords); -} - -static inline void via_dummy_bitblt(drm_via_private_t *dev_priv) -{ - uint32_t *vb = via_get_dma(dev_priv); - SetReg2DAGP(0x0C, (0 | (0 << 16))); - SetReg2DAGP(0x10, 0 | (0 << 16)); - SetReg2DAGP(0x0, 0x1 | 0x2000 | 0xAA000000); -} - -static void via_cmdbuf_jump(drm_via_private_t *dev_priv) -{ - uint32_t pause_addr_lo, pause_addr_hi; - uint32_t jump_addr_lo, jump_addr_hi; - volatile uint32_t *last_pause_ptr; - uint32_t dma_low_save1, dma_low_save2; - - via_align_cmd(dev_priv, HC_HAGPBpID_JUMP, 0, &jump_addr_hi, - &jump_addr_lo, 0); - - dev_priv->dma_wrap = dev_priv->dma_low; - - /* - * Wrap command buffer to the beginning. - */ - - dev_priv->dma_low = 0; - if (via_cmdbuf_wait(dev_priv, CMDBUF_ALIGNMENT_SIZE) != 0) - DRM_ERROR("via_cmdbuf_jump failed\n"); - - via_dummy_bitblt(dev_priv); - via_dummy_bitblt(dev_priv); - - last_pause_ptr = - via_align_cmd(dev_priv, HC_HAGPBpID_PAUSE, 0, &pause_addr_hi, - &pause_addr_lo, 0) - 1; - via_align_cmd(dev_priv, HC_HAGPBpID_PAUSE, 0, &pause_addr_hi, - &pause_addr_lo, 0); - - *last_pause_ptr = pause_addr_lo; - dma_low_save1 = dev_priv->dma_low; - - /* - * Now, set a trap that will pause the regulator if it tries to rerun the old - * command buffer. (Which may happen if via_hook_segment detecs a command regulator pause - * and reissues the jump command over PCI, while the regulator has already taken the jump - * and actually paused at the current buffer end). - * There appears to be no other way to detect this condition, since the hw_addr_pointer - * does not seem to get updated immediately when a jump occurs. - */ - - last_pause_ptr = - via_align_cmd(dev_priv, HC_HAGPBpID_PAUSE, 0, &pause_addr_hi, - &pause_addr_lo, 0) - 1; - via_align_cmd(dev_priv, HC_HAGPBpID_PAUSE, 0, &pause_addr_hi, - &pause_addr_lo, 0); - *last_pause_ptr = pause_addr_lo; - - dma_low_save2 = dev_priv->dma_low; - dev_priv->dma_low = dma_low_save1; - via_hook_segment(dev_priv, jump_addr_hi, jump_addr_lo, 0); - dev_priv->dma_low = dma_low_save2; - via_hook_segment(dev_priv, pause_addr_hi, pause_addr_lo, 0); -} - - -static void via_cmdbuf_rewind(drm_via_private_t *dev_priv) -{ - via_cmdbuf_jump(dev_priv); -} - -static void via_cmdbuf_flush(drm_via_private_t *dev_priv, uint32_t cmd_type) -{ - uint32_t pause_addr_lo, pause_addr_hi; - - via_align_cmd(dev_priv, cmd_type, 0, &pause_addr_hi, &pause_addr_lo, 0); - via_hook_segment(dev_priv, pause_addr_hi, pause_addr_lo, 0); -} - -static void via_cmdbuf_pause(drm_via_private_t *dev_priv) -{ - via_cmdbuf_flush(dev_priv, HC_HAGPBpID_PAUSE); -} - -static void via_cmdbuf_reset(drm_via_private_t *dev_priv) -{ - via_cmdbuf_flush(dev_priv, HC_HAGPBpID_STOP); - via_wait_idle(dev_priv); -} - -/* - * User interface to the space and lag functions. - */ - -static int via_cmdbuf_size(struct drm_device *dev, void *data, struct drm_file *file_priv) -{ - drm_via_cmdbuf_size_t *d_siz = data; - int ret = 0; - uint32_t tmp_size, count; - drm_via_private_t *dev_priv; - - DRM_DEBUG("\n"); - LOCK_TEST_WITH_RETURN(dev, file_priv); - - dev_priv = (drm_via_private_t *) dev->dev_private; - - if (dev_priv->ring.virtual_start == NULL) { - DRM_ERROR("called without initializing AGP ring buffer.\n"); - return -EFAULT; - } - - count = 1000000; - tmp_size = d_siz->size; - switch (d_siz->func) { - case VIA_CMDBUF_SPACE: - while (((tmp_size = via_cmdbuf_space(dev_priv)) < d_siz->size) - && --count) { - if (!d_siz->wait) - break; - } - if (!count) { - DRM_ERROR("VIA_CMDBUF_SPACE timed out.\n"); - ret = -EAGAIN; - } - break; - case VIA_CMDBUF_LAG: - while (((tmp_size = via_cmdbuf_lag(dev_priv)) > d_siz->size) - && --count) { - if (!d_siz->wait) - break; - } - if (!count) { - DRM_ERROR("VIA_CMDBUF_LAG timed out.\n"); - ret = -EAGAIN; - } - break; - default: - ret = -EFAULT; - } - d_siz->size = tmp_size; - - return ret; -} - -const struct drm_ioctl_desc via_ioctls[] = { - DRM_IOCTL_DEF_DRV(VIA_ALLOCMEM, via_mem_alloc, DRM_AUTH), - DRM_IOCTL_DEF_DRV(VIA_FREEMEM, via_mem_free, DRM_AUTH), - DRM_IOCTL_DEF_DRV(VIA_AGP_INIT, via_agp_init, DRM_AUTH|DRM_MASTER), - DRM_IOCTL_DEF_DRV(VIA_FB_INIT, via_fb_init, DRM_AUTH|DRM_MASTER), - DRM_IOCTL_DEF_DRV(VIA_MAP_INIT, via_map_init, DRM_AUTH|DRM_MASTER), - DRM_IOCTL_DEF_DRV(VIA_DEC_FUTEX, via_decoder_futex, DRM_AUTH), - DRM_IOCTL_DEF_DRV(VIA_DMA_INIT, via_dma_init, DRM_AUTH), - DRM_IOCTL_DEF_DRV(VIA_CMDBUFFER, via_cmdbuffer, DRM_AUTH), - DRM_IOCTL_DEF_DRV(VIA_FLUSH, via_flush_ioctl, DRM_AUTH), - DRM_IOCTL_DEF_DRV(VIA_PCICMD, via_pci_cmdbuffer, DRM_AUTH), - DRM_IOCTL_DEF_DRV(VIA_CMDBUF_SIZE, via_cmdbuf_size, DRM_AUTH), - DRM_IOCTL_DEF_DRV(VIA_WAIT_IRQ, via_wait_irq, DRM_AUTH), - DRM_IOCTL_DEF_DRV(VIA_DMA_BLIT, via_dma_blit, DRM_AUTH), - DRM_IOCTL_DEF_DRV(VIA_BLIT_SYNC, via_dma_blit_sync, DRM_AUTH) -}; - -int via_max_ioctl = ARRAY_SIZE(via_ioctls); diff --git a/drivers/gpu/drm/via/via_dmablit.c b/drivers/gpu/drm/via/via_dmablit.c deleted file mode 100644 index e016a4d62090..000000000000 --- a/drivers/gpu/drm/via/via_dmablit.c +++ /dev/null @@ -1,807 +0,0 @@ -/* via_dmablit.c -- PCI DMA BitBlt support for the VIA Unichrome/Pro - * - * Copyright (C) 2005 Thomas Hellstrom, All Rights Reserved. - * - * Permission is hereby granted, free of charge, to any person obtaining a - * copy of this software and associated documentation files (the "Software"), - * to deal in the Software without restriction, including without limitation - * the rights to use, copy, modify, merge, publish, distribute, sub license, - * and/or sell copies of the Software, and to permit persons to whom the - * Software is furnished to do so, subject to the following conditions: - * - * The above copyright notice and this permission notice (including the - * next paragraph) shall be included in all copies or substantial portions - * of the Software. - * - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL - * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, - * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR - * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE - * USE OR OTHER DEALINGS IN THE SOFTWARE. - * - * Authors: - * Thomas Hellstrom. - * Partially based on code obtained from Digeo Inc. - */ - - -/* - * Unmaps the DMA mappings. - * FIXME: Is this a NoOp on x86? Also - * FIXME: What happens if this one is called and a pending blit has previously done - * the same DMA mappings? - */ - -#include <linux/pagemap.h> -#include <linux/pci.h> -#include <linux/slab.h> -#include <linux/vmalloc.h> - -#include <drm/drm_device.h> -#include <drm/via_drm.h> - -#include "via_dmablit.h" -#include "via_drv.h" - -#define VIA_PGDN(x) (((unsigned long)(x)) & PAGE_MASK) -#define VIA_PGOFF(x) (((unsigned long)(x)) & ~PAGE_MASK) -#define VIA_PFN(x) ((unsigned long)(x) >> PAGE_SHIFT) - -typedef struct _drm_via_descriptor { - uint32_t mem_addr; - uint32_t dev_addr; - uint32_t size; - uint32_t next; -} drm_via_descriptor_t; - - -/* - * Unmap a DMA mapping. - */ - - - -static void -via_unmap_blit_from_device(struct pci_dev *pdev, drm_via_sg_info_t *vsg) -{ - int num_desc = vsg->num_desc; - unsigned cur_descriptor_page = num_desc / vsg->descriptors_per_page; - unsigned descriptor_this_page = num_desc % vsg->descriptors_per_page; - drm_via_descriptor_t *desc_ptr = vsg->desc_pages[cur_descriptor_page] + - descriptor_this_page; - dma_addr_t next = vsg->chain_start; - - while (num_desc--) { - if (descriptor_this_page-- == 0) { - cur_descriptor_page--; - descriptor_this_page = vsg->descriptors_per_page - 1; - desc_ptr = vsg->desc_pages[cur_descriptor_page] + - descriptor_this_page; - } - dma_unmap_single(&pdev->dev, next, sizeof(*desc_ptr), DMA_TO_DEVICE); - dma_unmap_page(&pdev->dev, desc_ptr->mem_addr, desc_ptr->size, vsg->direction); - next = (dma_addr_t) desc_ptr->next; - desc_ptr--; - } -} - -/* - * If mode = 0, count how many descriptors are needed. - * If mode = 1, Map the DMA pages for the device, put together and map also the descriptors. - * Descriptors are run in reverse order by the hardware because we are not allowed to update the - * 'next' field without syncing calls when the descriptor is already mapped. - */ - -static void -via_map_blit_for_device(struct pci_dev *pdev, - const drm_via_dmablit_t *xfer, - drm_via_sg_info_t *vsg, - int mode) -{ - unsigned cur_descriptor_page = 0; - unsigned num_descriptors_this_page = 0; - unsigned char *mem_addr = xfer->mem_addr; - unsigned char *cur_mem; - unsigned char *first_addr = (unsigned char *)VIA_PGDN(mem_addr); - uint32_t fb_addr = xfer->fb_addr; - uint32_t cur_fb; - unsigned long line_len; - unsigned remaining_len; - int num_desc = 0; - int cur_line; - dma_addr_t next = 0 | VIA_DMA_DPR_EC; - drm_via_descriptor_t *desc_ptr = NULL; - - if (mode == 1) - desc_ptr = vsg->desc_pages[cur_descriptor_page]; - - for (cur_line = 0; cur_line < xfer->num_lines; ++cur_line) { - - line_len = xfer->line_length; - cur_fb = fb_addr; - cur_mem = mem_addr; - - while (line_len > 0) { - - remaining_len = min(PAGE_SIZE-VIA_PGOFF(cur_mem), line_len); - line_len -= remaining_len; - - if (mode == 1) { - desc_ptr->mem_addr = - dma_map_page(&pdev->dev, - vsg->pages[VIA_PFN(cur_mem) - - VIA_PFN(first_addr)], - VIA_PGOFF(cur_mem), remaining_len, - vsg->direction); - desc_ptr->dev_addr = cur_fb; - - desc_ptr->size = remaining_len; - desc_ptr->next = (uint32_t) next; - next = dma_map_single(&pdev->dev, desc_ptr, sizeof(*desc_ptr), - DMA_TO_DEVICE); - desc_ptr++; - if (++num_descriptors_this_page >= vsg->descriptors_per_page) { - num_descriptors_this_page = 0; - desc_ptr = vsg->desc_pages[++cur_descriptor_page]; - } - } - - num_desc++; - cur_mem += remaining_len; - cur_fb += remaining_len; - } - - mem_addr += xfer->mem_stride; - fb_addr += xfer->fb_stride; - } - - if (mode == 1) { - vsg->chain_start = next; - vsg->state = dr_via_device_mapped; - } - vsg->num_desc = num_desc; -} - -/* - * Function that frees up all resources for a blit. It is usable even if the - * blit info has only been partially built as long as the status enum is consistent - * with the actual status of the used resources. - */ - - -static void -via_free_sg_info(struct pci_dev *pdev, drm_via_sg_info_t *vsg) -{ - int i; - - switch (vsg->state) { - case dr_via_device_mapped: - via_unmap_blit_from_device(pdev, vsg); - fallthrough; - case dr_via_desc_pages_alloc: - for (i = 0; i < vsg->num_desc_pages; ++i) { - if (vsg->desc_pages[i] != NULL) - free_page((unsigned long)vsg->desc_pages[i]); - } - kfree(vsg->desc_pages); - fallthrough; - case dr_via_pages_locked: - unpin_user_pages_dirty_lock(vsg->pages, vsg->num_pages, - (vsg->direction == DMA_FROM_DEVICE)); - fallthrough; - case dr_via_pages_alloc: - vfree(vsg->pages); - fallthrough; - default: - vsg->state = dr_via_sg_init; - } - vfree(vsg->bounce_buffer); - vsg->bounce_buffer = NULL; - vsg->free_on_sequence = 0; -} - -/* - * Fire a blit engine. - */ - -static void -via_fire_dmablit(struct drm_device *dev, drm_via_sg_info_t *vsg, int engine) -{ - drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; - - via_write(dev_priv, VIA_PCI_DMA_MAR0 + engine*0x10, 0); - via_write(dev_priv, VIA_PCI_DMA_DAR0 + engine*0x10, 0); - via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_DD | VIA_DMA_CSR_TD | - VIA_DMA_CSR_DE); - via_write(dev_priv, VIA_PCI_DMA_MR0 + engine*0x04, VIA_DMA_MR_CM | VIA_DMA_MR_TDIE); - via_write(dev_priv, VIA_PCI_DMA_BCR0 + engine*0x10, 0); - via_write(dev_priv, VIA_PCI_DMA_DPR0 + engine*0x10, vsg->chain_start); - wmb(); - via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_DE | VIA_DMA_CSR_TS); - via_read(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04); -} - -/* - * Obtain a page pointer array and lock all pages into system memory. A segmentation violation will - * occur here if the calling user does not have access to the submitted address. - */ - -static int -via_lock_all_dma_pages(drm_via_sg_info_t *vsg, drm_via_dmablit_t *xfer) -{ - int ret; - unsigned long first_pfn = VIA_PFN(xfer->mem_addr); - vsg->num_pages = VIA_PFN(xfer->mem_addr + (xfer->num_lines * xfer->mem_stride - 1)) - - first_pfn + 1; - - vsg->pages = vzalloc(array_size(sizeof(struct page *), vsg->num_pages)); - if (NULL == vsg->pages) - return -ENOMEM; - ret = pin_user_pages_fast((unsigned long)xfer->mem_addr, - vsg->num_pages, - vsg->direction == DMA_FROM_DEVICE ? FOLL_WRITE : 0, - vsg->pages); - if (ret != vsg->num_pages) { - if (ret < 0) - return ret; - vsg->state = dr_via_pages_locked; - return -EINVAL; - } - vsg->state = dr_via_pages_locked; - DRM_DEBUG("DMA pages locked\n"); - return 0; -} - -/* - * Allocate DMA capable memory for the blit descriptor chain, and an array that keeps track of the - * pages we allocate. We don't want to use kmalloc for the descriptor chain because it may be - * quite large for some blits, and pages don't need to be contiguous. - */ - -static int -via_alloc_desc_pages(drm_via_sg_info_t *vsg) -{ - int i; - - vsg->descriptors_per_page = PAGE_SIZE / sizeof(drm_via_descriptor_t); - vsg->num_desc_pages = (vsg->num_desc + vsg->descriptors_per_page - 1) / - vsg->descriptors_per_page; - - if (NULL == (vsg->desc_pages = kcalloc(vsg->num_desc_pages, sizeof(void *), GFP_KERNEL))) - return -ENOMEM; - - vsg->state = dr_via_desc_pages_alloc; - for (i = 0; i < vsg->num_desc_pages; ++i) { - if (NULL == (vsg->desc_pages[i] = - (drm_via_descriptor_t *) __get_free_page(GFP_KERNEL))) - return -ENOMEM; - } - DRM_DEBUG("Allocated %d pages for %d descriptors.\n", vsg->num_desc_pages, - vsg->num_desc); - return 0; -} - -static void -via_abort_dmablit(struct drm_device *dev, int engine) -{ - drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; - - via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_TA); -} - -static void -via_dmablit_engine_off(struct drm_device *dev, int engine) -{ - drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; - - via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_TD | VIA_DMA_CSR_DD); -} - - - -/* - * The dmablit part of the IRQ handler. Trying to do only reasonably fast things here. - * The rest, like unmapping and freeing memory for done blits is done in a separate workqueue - * task. Basically the task of the interrupt handler is to submit a new blit to the engine, while - * the workqueue task takes care of processing associated with the old blit. - */ - -void -via_dmablit_handler(struct drm_device *dev, int engine, int from_irq) -{ - drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; - drm_via_blitq_t *blitq = dev_priv->blit_queues + engine; - int cur; - int done_transfer; - unsigned long irqsave = 0; - uint32_t status = 0; - - DRM_DEBUG("DMA blit handler called. engine = %d, from_irq = %d, blitq = 0x%lx\n", - engine, from_irq, (unsigned long) blitq); - - if (from_irq) - spin_lock(&blitq->blit_lock); - else - spin_lock_irqsave(&blitq->blit_lock, irqsave); - - done_transfer = blitq->is_active && - ((status = via_read(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04)) & VIA_DMA_CSR_TD); - done_transfer = done_transfer || (blitq->aborting && !(status & VIA_DMA_CSR_DE)); - - cur = blitq->cur; - if (done_transfer) { - - blitq->blits[cur]->aborted = blitq->aborting; - blitq->done_blit_handle++; - wake_up(blitq->blit_queue + cur); - - cur++; - if (cur >= VIA_NUM_BLIT_SLOTS) - cur = 0; - blitq->cur = cur; - - /* - * Clear transfer done flag. - */ - - via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_TD); - - blitq->is_active = 0; - blitq->aborting = 0; - schedule_work(&blitq->wq); - - } else if (blitq->is_active && time_after_eq(jiffies, blitq->end)) { - - /* - * Abort transfer after one second. - */ - - via_abort_dmablit(dev, engine); - blitq->aborting = 1; - blitq->end = jiffies + HZ; - } - - if (!blitq->is_active) { - if (blitq->num_outstanding) { - via_fire_dmablit(dev, blitq->blits[cur], engine); - blitq->is_active = 1; - blitq->cur = cur; - blitq->num_outstanding--; - blitq->end = jiffies + HZ; - if (!timer_pending(&blitq->poll_timer)) - mod_timer(&blitq->poll_timer, jiffies + 1); - } else { - if (timer_pending(&blitq->poll_timer)) - del_timer(&blitq->poll_timer); - via_dmablit_engine_off(dev, engine); - } - } - - if (from_irq) - spin_unlock(&blitq->blit_lock); - else - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); -} - - - -/* - * Check whether this blit is still active, performing necessary locking. - */ - -static int -via_dmablit_active(drm_via_blitq_t *blitq, int engine, uint32_t handle, wait_queue_head_t **queue) -{ - unsigned long irqsave; - uint32_t slot; - int active; - - spin_lock_irqsave(&blitq->blit_lock, irqsave); - - /* - * Allow for handle wraparounds. - */ - - active = ((blitq->done_blit_handle - handle) > (1 << 23)) && - ((blitq->cur_blit_handle - handle) <= (1 << 23)); - - if (queue && active) { - slot = handle - blitq->done_blit_handle + blitq->cur - 1; - if (slot >= VIA_NUM_BLIT_SLOTS) - slot -= VIA_NUM_BLIT_SLOTS; - *queue = blitq->blit_queue + slot; - } - - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); - - return active; -} - -/* - * Sync. Wait for at least three seconds for the blit to be performed. - */ - -static int -via_dmablit_sync(struct drm_device *dev, uint32_t handle, int engine) -{ - - drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; - drm_via_blitq_t *blitq = dev_priv->blit_queues + engine; - wait_queue_head_t *queue; - int ret = 0; - - if (via_dmablit_active(blitq, engine, handle, &queue)) { - VIA_WAIT_ON(ret, *queue, 3 * HZ, - !via_dmablit_active(blitq, engine, handle, NULL)); - } - DRM_DEBUG("DMA blit sync handle 0x%x engine %d returned %d\n", - handle, engine, ret); - - return ret; -} - - -/* - * A timer that regularly polls the blit engine in cases where we don't have interrupts: - * a) Broken hardware (typically those that don't have any video capture facility). - * b) Blit abort. The hardware doesn't send an interrupt when a blit is aborted. - * The timer and hardware IRQ's can and do work in parallel. If the hardware has - * irqs, it will shorten the latency somewhat. - */ - - - -static void -via_dmablit_timer(struct timer_list *t) -{ - drm_via_blitq_t *blitq = from_timer(blitq, t, poll_timer); - struct drm_device *dev = blitq->dev; - int engine = (int) - (blitq - ((drm_via_private_t *)dev->dev_private)->blit_queues); - - DRM_DEBUG("Polling timer called for engine %d, jiffies %lu\n", engine, - (unsigned long) jiffies); - - via_dmablit_handler(dev, engine, 0); - - if (!timer_pending(&blitq->poll_timer)) { - mod_timer(&blitq->poll_timer, jiffies + 1); - - /* - * Rerun handler to delete timer if engines are off, and - * to shorten abort latency. This is a little nasty. - */ - - via_dmablit_handler(dev, engine, 0); - - } -} - - - - -/* - * Workqueue task that frees data and mappings associated with a blit. - * Also wakes up waiting processes. Each of these tasks handles one - * blit engine only and may not be called on each interrupt. - */ - - -static void -via_dmablit_workqueue(struct work_struct *work) -{ - drm_via_blitq_t *blitq = container_of(work, drm_via_blitq_t, wq); - struct drm_device *dev = blitq->dev; - struct pci_dev *pdev = to_pci_dev(dev->dev); - unsigned long irqsave; - drm_via_sg_info_t *cur_sg; - int cur_released; - - - DRM_DEBUG("Workqueue task called for blit engine %ld\n", (unsigned long) - (blitq - ((drm_via_private_t *)dev->dev_private)->blit_queues)); - - spin_lock_irqsave(&blitq->blit_lock, irqsave); - - while (blitq->serviced != blitq->cur) { - - cur_released = blitq->serviced++; - - DRM_DEBUG("Releasing blit slot %d\n", cur_released); - - if (blitq->serviced >= VIA_NUM_BLIT_SLOTS) - blitq->serviced = 0; - - cur_sg = blitq->blits[cur_released]; - blitq->num_free++; - - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); - - wake_up(&blitq->busy_queue); - - via_free_sg_info(pdev, cur_sg); - kfree(cur_sg); - - spin_lock_irqsave(&blitq->blit_lock, irqsave); - } - - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); -} - - -/* - * Init all blit engines. Currently we use two, but some hardware have 4. - */ - - -void -via_init_dmablit(struct drm_device *dev) -{ - int i, j; - drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; - struct pci_dev *pdev = to_pci_dev(dev->dev); - drm_via_blitq_t *blitq; - - pci_set_master(pdev); - - for (i = 0; i < VIA_NUM_BLIT_ENGINES; ++i) { - blitq = dev_priv->blit_queues + i; - blitq->dev = dev; - blitq->cur_blit_handle = 0; - blitq->done_blit_handle = 0; - blitq->head = 0; - blitq->cur = 0; - blitq->serviced = 0; - blitq->num_free = VIA_NUM_BLIT_SLOTS - 1; - blitq->num_outstanding = 0; - blitq->is_active = 0; - blitq->aborting = 0; - spin_lock_init(&blitq->blit_lock); - for (j = 0; j < VIA_NUM_BLIT_SLOTS; ++j) - init_waitqueue_head(blitq->blit_queue + j); - init_waitqueue_head(&blitq->busy_queue); - INIT_WORK(&blitq->wq, via_dmablit_workqueue); - timer_setup(&blitq->poll_timer, via_dmablit_timer, 0); - } -} - -/* - * Build all info and do all mappings required for a blit. - */ - - -static int -via_build_sg_info(struct drm_device *dev, drm_via_sg_info_t *vsg, drm_via_dmablit_t *xfer) -{ - struct pci_dev *pdev = to_pci_dev(dev->dev); - int draw = xfer->to_fb; - int ret = 0; - - vsg->direction = (draw) ? DMA_TO_DEVICE : DMA_FROM_DEVICE; - vsg->bounce_buffer = NULL; - - vsg->state = dr_via_sg_init; - - if (xfer->num_lines <= 0 || xfer->line_length <= 0) { - DRM_ERROR("Zero size bitblt.\n"); - return -EINVAL; - } - - /* - * Below check is a driver limitation, not a hardware one. We - * don't want to lock unused pages, and don't want to incoporate the - * extra logic of avoiding them. Make sure there are no. - * (Not a big limitation anyway.) - */ - - if ((xfer->mem_stride - xfer->line_length) > 2*PAGE_SIZE) { - DRM_ERROR("Too large system memory stride. Stride: %d, " - "Length: %d\n", xfer->mem_stride, xfer->line_length); - return -EINVAL; - } - - if ((xfer->mem_stride == xfer->line_length) && - (xfer->fb_stride == xfer->line_length)) { - xfer->mem_stride *= xfer->num_lines; - xfer->line_length = xfer->mem_stride; - xfer->fb_stride = xfer->mem_stride; - xfer->num_lines = 1; - } - - /* - * Don't lock an arbitrary large number of pages, since that causes a - * DOS security hole. - */ - - if (xfer->num_lines > 2048 || (xfer->num_lines*xfer->mem_stride > (2048*2048*4))) { - DRM_ERROR("Too large PCI DMA bitblt.\n"); - return -EINVAL; - } - - /* - * we allow a negative fb stride to allow flipping of images in - * transfer. - */ - - if (xfer->mem_stride < xfer->line_length || - abs(xfer->fb_stride) < xfer->line_length) { - DRM_ERROR("Invalid frame-buffer / memory stride.\n"); - return -EINVAL; - } - - /* - * A hardware bug seems to be worked around if system memory addresses start on - * 16 byte boundaries. This seems a bit restrictive however. VIA is contacted - * about this. Meanwhile, impose the following restrictions: - */ - -#ifdef VIA_BUGFREE - if ((((unsigned long)xfer->mem_addr & 3) != ((unsigned long)xfer->fb_addr & 3)) || - ((xfer->num_lines > 1) && ((xfer->mem_stride & 3) != (xfer->fb_stride & 3)))) { - DRM_ERROR("Invalid DRM bitblt alignment.\n"); - return -EINVAL; - } -#else - if ((((unsigned long)xfer->mem_addr & 15) || - ((unsigned long)xfer->fb_addr & 3)) || - ((xfer->num_lines > 1) && - ((xfer->mem_stride & 15) || (xfer->fb_stride & 3)))) { - DRM_ERROR("Invalid DRM bitblt alignment.\n"); - return -EINVAL; - } -#endif - - if (0 != (ret = via_lock_all_dma_pages(vsg, xfer))) { - DRM_ERROR("Could not lock DMA pages.\n"); - via_free_sg_info(pdev, vsg); - return ret; - } - - via_map_blit_for_device(pdev, xfer, vsg, 0); - if (0 != (ret = via_alloc_desc_pages(vsg))) { - DRM_ERROR("Could not allocate DMA descriptor pages.\n"); - via_free_sg_info(pdev, vsg); - return ret; - } - via_map_blit_for_device(pdev, xfer, vsg, 1); - - return 0; -} - - -/* - * Reserve one free slot in the blit queue. Will wait for one second for one - * to become available. Otherwise -EBUSY is returned. - */ - -static int -via_dmablit_grab_slot(drm_via_blitq_t *blitq, int engine) -{ - int ret = 0; - unsigned long irqsave; - - DRM_DEBUG("Num free is %d\n", blitq->num_free); - spin_lock_irqsave(&blitq->blit_lock, irqsave); - while (blitq->num_free == 0) { - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); - - VIA_WAIT_ON(ret, blitq->busy_queue, HZ, blitq->num_free > 0); - if (ret) - return (-EINTR == ret) ? -EAGAIN : ret; - - spin_lock_irqsave(&blitq->blit_lock, irqsave); - } - - blitq->num_free--; - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); - - return 0; -} - -/* - * Hand back a free slot if we changed our mind. - */ - -static void -via_dmablit_release_slot(drm_via_blitq_t *blitq) -{ - unsigned long irqsave; - - spin_lock_irqsave(&blitq->blit_lock, irqsave); - blitq->num_free++; - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); - wake_up(&blitq->busy_queue); -} - -/* - * Grab a free slot. Build blit info and queue a blit. - */ - - -static int -via_dmablit(struct drm_device *dev, drm_via_dmablit_t *xfer) -{ - drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; - drm_via_sg_info_t *vsg; - drm_via_blitq_t *blitq; - int ret; - int engine; - unsigned long irqsave; - - if (dev_priv == NULL) { - DRM_ERROR("Called without initialization.\n"); - return -EINVAL; - } - - engine = (xfer->to_fb) ? 0 : 1; - blitq = dev_priv->blit_queues + engine; - if (0 != (ret = via_dmablit_grab_slot(blitq, engine))) - return ret; - if (NULL == (vsg = kmalloc(sizeof(*vsg), GFP_KERNEL))) { - via_dmablit_release_slot(blitq); - return -ENOMEM; - } - if (0 != (ret = via_build_sg_info(dev, vsg, xfer))) { - via_dmablit_release_slot(blitq); - kfree(vsg); - return ret; - } - spin_lock_irqsave(&blitq->blit_lock, irqsave); - - blitq->blits[blitq->head++] = vsg; - if (blitq->head >= VIA_NUM_BLIT_SLOTS) - blitq->head = 0; - blitq->num_outstanding++; - xfer->sync.sync_handle = ++blitq->cur_blit_handle; - - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); - xfer->sync.engine = engine; - - via_dmablit_handler(dev, engine, 0); - - return 0; -} - -/* - * Sync on a previously submitted blit. Note that the X server use signals extensively, and - * that there is a very big probability that this IOCTL will be interrupted by a signal. In that - * case it returns with -EAGAIN for the signal to be delivered. - * The caller should then reissue the IOCTL. This is similar to what is being done for drmGetLock(). - */ - -int -via_dma_blit_sync(struct drm_device *dev, void *data, struct drm_file *file_priv) -{ - drm_via_blitsync_t *sync = data; - int err; - - if (sync->engine >= VIA_NUM_BLIT_ENGINES) - return -EINVAL; - - err = via_dmablit_sync(dev, sync->sync_handle, sync->engine); - - if (-EINTR == err) - err = -EAGAIN; - - return err; -} - - -/* - * Queue a blit and hand back a handle to be used for sync. This IOCTL may be interrupted by a signal - * while waiting for a free slot in the blit queue. In that case it returns with -EAGAIN and should - * be reissued. See the above IOCTL code. - */ - -int -via_dma_blit(struct drm_device *dev, void *data, struct drm_file *file_priv) -{ - drm_via_dmablit_t *xfer = data; - int err; - - err = via_dmablit(dev, xfer); - - return err; -} diff --git a/drivers/gpu/drm/via/via_dmablit.h b/drivers/gpu/drm/via/via_dmablit.h deleted file mode 100644 index 9b662a327cef..000000000000 --- a/drivers/gpu/drm/via/via_dmablit.h +++ /dev/null @@ -1,140 +0,0 @@ -/* via_dmablit.h -- PCI DMA BitBlt support for the VIA Unichrome/Pro - * - * Copyright 2005 Thomas Hellstrom. - * All Rights Reserved. - * - * Permission is hereby granted, free of charge, to any person obtaining a - * copy of this software and associated documentation files (the "Software"), - * to deal in the Software without restriction, including without limitation - * the rights to use, copy, modify, merge, publish, distribute, sub license, - * and/or sell copies of the Software, and to permit persons to whom the - * Software is furnished to do so, subject to the following conditions: - * - * The above copyright notice and this permission notice (including the - * next paragraph) shall be included in all copies or substantial portions - * of the Software. - * - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL - * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, - * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR - * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE - * USE OR OTHER DEALINGS IN THE SOFTWARE. - * - * Authors: - * Thomas Hellstrom. - * Register info from Digeo Inc. - */ - -#ifndef _VIA_DMABLIT_H -#define _VIA_DMABLIT_H - -#include <linux/dma-mapping.h> - -#define VIA_NUM_BLIT_ENGINES 2 -#define VIA_NUM_BLIT_SLOTS 8 - -struct _drm_via_descriptor; - -typedef struct _drm_via_sg_info { - struct page **pages; - unsigned long num_pages; - struct _drm_via_descriptor **desc_pages; - int num_desc_pages; - int num_desc; - enum dma_data_direction direction; - unsigned char *bounce_buffer; - dma_addr_t chain_start; - uint32_t free_on_sequence; - unsigned int descriptors_per_page; - int aborted; - enum { - dr_via_device_mapped, - dr_via_desc_pages_alloc, - dr_via_pages_locked, - dr_via_pages_alloc, - dr_via_sg_init - } state; -} drm_via_sg_info_t; - -typedef struct _drm_via_blitq { - struct drm_device *dev; - uint32_t cur_blit_handle; - uint32_t done_blit_handle; - unsigned serviced; - unsigned head; - unsigned cur; - unsigned num_free; - unsigned num_outstanding; - unsigned long end; - int aborting; - int is_active; - drm_via_sg_info_t *blits[VIA_NUM_BLIT_SLOTS]; - spinlock_t blit_lock; - wait_queue_head_t blit_queue[VIA_NUM_BLIT_SLOTS]; - wait_queue_head_t busy_queue; - struct work_struct wq; - struct timer_list poll_timer; -} drm_via_blitq_t; - - -/* - * PCI DMA Registers - * Channels 2 & 3 don't seem to be implemented in hardware. - */ - -#define VIA_PCI_DMA_MAR0 0xE40 /* Memory Address Register of Channel 0 */ -#define VIA_PCI_DMA_DAR0 0xE44 /* Device Address Register of Channel 0 */ -#define VIA_PCI_DMA_BCR0 0xE48 /* Byte Count Register of Channel 0 */ -#define VIA_PCI_DMA_DPR0 0xE4C /* Descriptor Pointer Register of Channel 0 */ - -#define VIA_PCI_DMA_MAR1 0xE50 /* Memory Address Register of Channel 1 */ -#define VIA_PCI_DMA_DAR1 0xE54 /* Device Address Register of Channel 1 */ -#define VIA_PCI_DMA_BCR1 0xE58 /* Byte Count Register of Channel 1 */ -#define VIA_PCI_DMA_DPR1 0xE5C /* Descriptor Pointer Register of Channel 1 */ - -#define VIA_PCI_DMA_MAR2 0xE60 /* Memory Address Register of Channel 2 */ -#define VIA_PCI_DMA_DAR2 0xE64 /* Device Address Register of Channel 2 */ -#define VIA_PCI_DMA_BCR2 0xE68 /* Byte Count Register of Channel 2 */ -#define VIA_PCI_DMA_DPR2 0xE6C /* Descriptor Pointer Register of Channel 2 */ - -#define VIA_PCI_DMA_MAR3 0xE70 /* Memory Address Register of Channel 3 */ -#define VIA_PCI_DMA_DAR3 0xE74 /* Device Address Register of Channel 3 */ -#define VIA_PCI_DMA_BCR3 0xE78 /* Byte Count Register of Channel 3 */ -#define VIA_PCI_DMA_DPR3 0xE7C /* Descriptor Pointer Register of Channel 3 */ - -#define VIA_PCI_DMA_MR0 0xE80 /* Mode Register of Channel 0 */ -#define VIA_PCI_DMA_MR1 0xE84 /* Mode Register of Channel 1 */ -#define VIA_PCI_DMA_MR2 0xE88 /* Mode Register of Channel 2 */ -#define VIA_PCI_DMA_MR3 0xE8C /* Mode Register of Channel 3 */ - -#define VIA_PCI_DMA_CSR0 0xE90 /* Command/Status Register of Channel 0 */ -#define VIA_PCI_DMA_CSR1 0xE94 /* Command/Status Register of Channel 1 */ -#define VIA_PCI_DMA_CSR2 0xE98 /* Command/Status Register of Channel 2 */ -#define VIA_PCI_DMA_CSR3 0xE9C /* Command/Status Register of Channel 3 */ - -#define VIA_PCI_DMA_PTR 0xEA0 /* Priority Type Register */ - -/* Define for DMA engine */ -/* DPR */ -#define VIA_DMA_DPR_EC (1<<1) /* end of chain */ -#define VIA_DMA_DPR_DDIE (1<<2) /* descriptor done interrupt enable */ -#define VIA_DMA_DPR_DT (1<<3) /* direction of transfer (RO) */ - -/* MR */ -#define VIA_DMA_MR_CM (1<<0) /* chaining mode */ -#define VIA_DMA_MR_TDIE (1<<1) /* transfer done interrupt enable */ -#define VIA_DMA_MR_HENDMACMD (1<<7) /* ? */ - -/* CSR */ -#define VIA_DMA_CSR_DE (1<<0) /* DMA enable */ -#define VIA_DMA_CSR_TS (1<<1) /* transfer start */ -#define VIA_DMA_CSR_TA (1<<2) /* transfer abort */ -#define VIA_DMA_CSR_TD (1<<3) /* transfer done */ -#define VIA_DMA_CSR_DD (1<<4) /* descriptor done */ -#define VIA_DMA_DPR_EC (1<<1) /* end of chain */ - - - -#endif diff --git a/drivers/gpu/drm/via/via_drv.c b/drivers/gpu/drm/via/via_drv.c deleted file mode 100644 index 5da38082821f..000000000000 --- a/drivers/gpu/drm/via/via_drv.c +++ /dev/null @@ -1,124 +0,0 @@ -/* - * Copyright 1998-2003 VIA Technologies, Inc. All Rights Reserved. - * Copyright 2001-2003 S3 Graphics, Inc. All Rights Reserved. - * - * Permission is hereby granted, free of charge, to any person obtaining a - * copy of this software and associated documentation files (the "Software"), - * to deal in the Software without restriction, including without limitation - * the rights to use, copy, modify, merge, publish, distribute, sub license, - * and/or sell copies of the Software, and to permit persons to whom the - * Software is furnished to do so, subject to the following conditions: - * - * The above copyright notice and this permission notice (including the - * next paragraph) shall be included in all copies or substantial portions - * of the Software. - * - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL - * VIA, S3 GRAPHICS, AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER - * DEALINGS IN THE SOFTWARE. - */ - -#include <linux/module.h> -#include <linux/pci.h> - -#include <drm/drm_drv.h> -#include <drm/drm_file.h> -#include <drm/drm_pciids.h> -#include <drm/via_drm.h> - -#include "via_drv.h" - - -static int via_driver_open(struct drm_device *dev, struct drm_file *file) -{ - struct via_file_private *file_priv; - - DRM_DEBUG_DRIVER("\n"); - file_priv = kmalloc(sizeof(*file_priv), GFP_KERNEL); - if (!file_priv) - return -ENOMEM; - - file->driver_priv = file_priv; - - INIT_LIST_HEAD(&file_priv->obj_list); - - return 0; -} - -static void via_driver_postclose(struct drm_device *dev, struct drm_file *file) -{ - struct via_file_private *file_priv = file->driver_priv; - - kfree(file_priv); -} - -static struct pci_device_id pciidlist[] = { - viadrv_PCI_IDS -}; - -static const struct file_operations via_driver_fops = { - .owner = THIS_MODULE, - .open = drm_open, - .release = drm_release, - .unlocked_ioctl = drm_ioctl, - .mmap = drm_legacy_mmap, - .poll = drm_poll, - .compat_ioctl = drm_compat_ioctl, - .llseek = noop_llseek, -}; - -static struct drm_driver driver = { - .driver_features = - DRIVER_USE_AGP | DRIVER_HAVE_IRQ | DRIVER_LEGACY, - .load = via_driver_load, - .unload = via_driver_unload, - .open = via_driver_open, - .preclose = via_reclaim_buffers_locked, - .postclose = via_driver_postclose, - .context_dtor = via_final_context, - .get_vblank_counter = via_get_vblank_counter, - .enable_vblank = via_enable_vblank, - .disable_vblank = via_disable_vblank, - .irq_preinstall = via_driver_irq_preinstall, - .irq_postinstall = via_driver_irq_postinstall, - .irq_uninstall = via_driver_irq_uninstall, - .irq_handler = via_driver_irq_handler, - .dma_quiescent = via_driver_dma_quiescent, - .lastclose = via_lastclose, - .ioctls = via_ioctls, - .fops = &via_driver_fops, - .name = DRIVER_NAME, - .desc = DRIVER_DESC, - .date = DRIVER_DATE, - .major = DRIVER_MAJOR, - .minor = DRIVER_MINOR, - .patchlevel = DRIVER_PATCHLEVEL, -}; - -static struct pci_driver via_pci_driver = { - .name = DRIVER_NAME, - .id_table = pciidlist, -}; - -static int __init via_init(void) -{ - driver.num_ioctls = via_max_ioctl; - via_init_command_verifier(); - return drm_legacy_pci_init(&driver, &via_pci_driver); -} - -static void __exit via_exit(void) -{ - drm_legacy_pci_exit(&driver, &via_pci_driver); -} - -module_init(via_init); -module_exit(via_exit); - -MODULE_AUTHOR(DRIVER_AUTHOR); -MODULE_DESCRIPTION(DRIVER_DESC); -MODULE_LICENSE("GPL and additional rights"); diff --git a/drivers/gpu/drm/via/via_drv.h b/drivers/gpu/drm/via/via_drv.h deleted file mode 100644 index d5ad1b05bf77..000000000000 --- a/drivers/gpu/drm/via/via_drv.h +++ /dev/null @@ -1,229 +0,0 @@ -/* - * Copyright 1998-2003 VIA Technologies, Inc. All Rights Reserved. - * Copyright 2001-2003 S3 Graphics, Inc. All Rights Reserved. - * - * Permission is hereby granted, free of charge, to any person obtaining a - * copy of this software and associated documentation files (the "Software"), - * to deal in the Software without restriction, including without limitation - * the rights to use, copy, modify, merge, publish, distribute, sub license, - * and/or sell copies of the Software, and to permit persons to whom the - * Software is furnished to do so, subject to the following conditions: - * - * The above copyright notice and this permission notice (including the - * next paragraph) shall be included in all copies or substantial portions - * of the Software. - * - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL - * VIA, S3 GRAPHICS, AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER - * DEALINGS IN THE SOFTWARE. - */ -#ifndef _VIA_DRV_H_ -#define _VIA_DRV_H_ - -#include <linux/irqreturn.h> -#include <linux/jiffies.h> -#include <linux/sched.h> -#include <linux/sched/signal.h> -#include <linux/wait.h> - -#include <drm/drm_ioctl.h> -#include <drm/drm_legacy.h> -#include <drm/drm_mm.h> -#include <drm/via_drm.h> - -#define DRIVER_AUTHOR "Various" - -#define DRIVER_NAME "via" -#define DRIVER_DESC "VIA Unichrome / Pro" -#define DRIVER_DATE "20070202" - -#define DRIVER_MAJOR 2 -#define DRIVER_MINOR 11 -#define DRIVER_PATCHLEVEL 1 - -#include "via_verifier.h" - -#include "via_dmablit.h" - -#define VIA_PCI_BUF_SIZE 60000 -#define VIA_FIRE_BUF_SIZE 1024 -#define VIA_NUM_IRQS 4 - -typedef struct drm_via_ring_buffer { - drm_local_map_t map; - char *virtual_start; -} drm_via_ring_buffer_t; - -typedef uint32_t maskarray_t[5]; - -typedef struct drm_via_irq { - atomic_t irq_received; - uint32_t pending_mask; - uint32_t enable_mask; - wait_queue_head_t irq_queue; -} drm_via_irq_t; - -typedef struct drm_via_private { - drm_via_sarea_t *sarea_priv; - drm_local_map_t *sarea; - drm_local_map_t *fb; - drm_local_map_t *mmio; - unsigned long agpAddr; - wait_queue_head_t decoder_queue[VIA_NR_XVMC_LOCKS]; - char *dma_ptr; - unsigned int dma_low; - unsigned int dma_high; - unsigned int dma_offset; - uint32_t dma_wrap; - volatile uint32_t *last_pause_ptr; - volatile uint32_t *hw_addr_ptr; - drm_via_ring_buffer_t ring; - ktime_t last_vblank; - int last_vblank_valid; - ktime_t nsec_per_vblank; - atomic_t vbl_received; - drm_via_state_t hc_state; - char pci_buf[VIA_PCI_BUF_SIZE]; - const uint32_t *fire_offsets[VIA_FIRE_BUF_SIZE]; - uint32_t num_fire_offsets; - int chipset; - drm_via_irq_t via_irqs[VIA_NUM_IRQS]; - unsigned num_irqs; - maskarray_t *irq_masks; - uint32_t irq_enable_mask; - uint32_t irq_pending_mask; - int *irq_map; - unsigned int idle_fault; - int vram_initialized; - struct drm_mm vram_mm; - int agp_initialized; - struct drm_mm agp_mm; - /** Mapping of userspace keys to mm objects */ - struct idr object_idr; - unsigned long vram_offset; - unsigned long agp_offset; - drm_via_blitq_t blit_queues[VIA_NUM_BLIT_ENGINES]; - uint32_t dma_diff; -} drm_via_private_t; - -struct via_file_private { - struct list_head obj_list; -}; - -enum via_family { - VIA_OTHER = 0, /* Baseline */ - VIA_PRO_GROUP_A, /* Another video engine and DMA commands */ - VIA_DX9_0 /* Same video as pro_group_a, but 3D is unsupported */ -}; - -/* VIA MMIO register access */ -static inline u32 via_read(struct drm_via_private *dev_priv, u32 reg) -{ - return readl((void __iomem *)(dev_priv->mmio->handle + reg)); -} - -static inline void via_write(struct drm_via_private *dev_priv, u32 reg, - u32 val) -{ - writel(val, (void __iomem *)(dev_priv->mmio->handle + reg)); -} - -static inline void via_write8(struct drm_via_private *dev_priv, u32 reg, - u32 val) -{ - writeb(val, (void __iomem *)(dev_priv->mmio->handle + reg)); -} - -static inline void via_write8_mask(struct drm_via_private *dev_priv, - u32 reg, u32 mask, u32 val) -{ - u32 tmp; - - tmp = readb((void __iomem *)(dev_priv->mmio->handle + reg)); - tmp = (tmp & ~mask) | (val & mask); - writeb(tmp, (void __iomem *)(dev_priv->mmio->handle + reg)); -} - -/* - * Poll in a loop waiting for 'contidition' to be true. - * Note: A direct replacement with wait_event_interruptible_timeout() - * will not work unless driver is updated to emit wake_up() - * in relevant places that can impact the 'condition' - * - * Returns: - * ret keeps current value if 'condition' becomes true - * ret = -BUSY if timeout happens - * ret = -EINTR if a signal interrupted the waiting period - */ -#define VIA_WAIT_ON( ret, queue, timeout, condition ) \ -do { \ - DECLARE_WAITQUEUE(entry, current); \ - unsigned long end = jiffies + (timeout); \ - add_wait_queue(&(queue), &entry); \ - \ - for (;;) { \ - __set_current_state(TASK_INTERRUPTIBLE); \ - if (condition) \ - break; \ - if (time_after_eq(jiffies, end)) { \ - ret = -EBUSY; \ - break; \ - } \ - schedule_timeout((HZ/100 > 1) ? HZ/100 : 1); \ - if (signal_pending(current)) { \ - ret = -EINTR; \ - break; \ - } \ - } \ - __set_current_state(TASK_RUNNING); \ - remove_wait_queue(&(queue), &entry); \ -} while (0) - -extern const struct drm_ioctl_desc via_ioctls[]; -extern int via_max_ioctl; - -extern int via_fb_init(struct drm_device *dev, void *data, struct drm_file *file_priv); -extern int via_mem_alloc(struct drm_device *dev, void *data, struct drm_file *file_priv); -extern int via_mem_free(struct drm_device *dev, void *data, struct drm_file *file_priv); -extern int via_agp_init(struct drm_device *dev, void *data, struct drm_file *file_priv); -extern int via_map_init(struct drm_device *dev, void *data, struct drm_file *file_priv); -extern int via_decoder_futex(struct drm_device *dev, void *data, struct drm_file *file_priv); -extern int via_wait_irq(struct drm_device *dev, void *data, struct drm_file *file_priv); -extern int via_dma_blit_sync(struct drm_device *dev, void *data, struct drm_file *file_priv); -extern int via_dma_blit(struct drm_device *dev, void *data, struct drm_file *file_priv); - -extern int via_driver_load(struct drm_device *dev, unsigned long chipset); -extern void via_driver_unload(struct drm_device *dev); - -extern int via_init_context(struct drm_device *dev, int context); -extern int via_final_context(struct drm_device *dev, int context); - -extern int via_do_cleanup_map(struct drm_device *dev); -extern u32 via_get_vblank_counter(struct drm_device *dev, unsigned int pipe); -extern int via_enable_vblank(struct drm_device *dev, unsigned int pipe); -extern void via_disable_vblank(struct drm_device *dev, unsigned int pipe); - -extern irqreturn_t via_driver_irq_handler(int irq, void *arg); -extern void via_driver_irq_preinstall(struct drm_device *dev); -extern int via_driver_irq_postinstall(struct drm_device *dev); -extern void via_driver_irq_uninstall(struct drm_device *dev); - -extern int via_dma_cleanup(struct drm_device *dev); -extern void via_init_command_verifier(void); -extern int via_driver_dma_quiescent(struct drm_device *dev); -extern void via_init_futex(drm_via_private_t *dev_priv); -extern void via_cleanup_futex(drm_via_private_t *dev_priv); -extern void via_release_futex(drm_via_private_t *dev_priv, int context); - -extern void via_reclaim_buffers_locked(struct drm_device *dev, - struct drm_file *file_priv); -extern void via_lastclose(struct drm_device *dev); - -extern void via_dmablit_handler(struct drm_device *dev, int engine, int from_irq); -extern void via_init_dmablit(struct drm_device *dev); - -#endif diff --git a/drivers/gpu/drm/via/via_irq.c b/drivers/gpu/drm/via/via_irq.c deleted file mode 100644 index faeae5d881fb..000000000000 --- a/drivers/gpu/drm/via/via_irq.c +++ /dev/null @@ -1,388 +0,0 @@ -/* via_irq.c - * - * Copyright 2004 BEAM Ltd. - * Copyright 2002 Tungsten Graphics, Inc. - * Copyright 2005 Thomas Hellstrom. - * All Rights Reserved. - * - * Permission is hereby granted, free of charge, to any person obtaining a - * copy of this software and associated documentation files (the "Software"), - * to deal in the Software without restriction, including without limitation - * the rights to use, copy, modify, merge, publish, distribute, sublicense, - * and/or sell copies of the Software, and to permit persons to whom the - * Software is furnished to do so, subject to the following conditions: - * - * The above copyright notice and this permission notice (including the next - * paragraph) shall be included in all copies or substantial portions of the - * Software. - * - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, - * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL - * BEAM LTD, TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, - * DAMAGES OR - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER - * DEALINGS IN THE SOFTWARE. - * - * Authors: - * Terry Barnaby <terry1@beam.ltd.uk> - * Keith Whitwell <keith@tungstengraphics.com> - * Thomas Hellstrom <unichrome@shipmail.org> - * - * This code provides standard DRM access to the Via Unichrome / Pro Vertical blank - * interrupt, as well as an infrastructure to handle other interrupts of the chip. - * The refresh rate is also calculated for video playback sync purposes. - */ - -#include <drm/drm_device.h> -#include <drm/drm_vblank.h> -#include <drm/via_drm.h> - -#include "via_drv.h" - -#define VIA_REG_INTERRUPT 0x200 - -/* VIA_REG_INTERRUPT */ -#define VIA_IRQ_GLOBAL (1 << 31) -#define VIA_IRQ_VBLANK_ENABLE (1 << 19) -#define VIA_IRQ_VBLANK_PENDING (1 << 3) -#define VIA_IRQ_HQV0_ENABLE (1 << 11) -#define VIA_IRQ_HQV1_ENABLE (1 << 25) -#define VIA_IRQ_HQV0_PENDING (1 << 9) -#define VIA_IRQ_HQV1_PENDING (1 << 10) -#define VIA_IRQ_DMA0_DD_ENABLE (1 << 20) -#define VIA_IRQ_DMA0_TD_ENABLE (1 << 21) -#define VIA_IRQ_DMA1_DD_ENABLE (1 << 22) -#define VIA_IRQ_DMA1_TD_ENABLE (1 << 23) -#define VIA_IRQ_DMA0_DD_PENDING (1 << 4) -#define VIA_IRQ_DMA0_TD_PENDING (1 << 5) -#define VIA_IRQ_DMA1_DD_PENDING (1 << 6) -#define VIA_IRQ_DMA1_TD_PENDING (1 << 7) - - -/* - * Device-specific IRQs go here. This type might need to be extended with - * the register if there are multiple IRQ control registers. - * Currently we activate the HQV interrupts of Unichrome Pro group A. - */ - -static maskarray_t via_pro_group_a_irqs[] = { - {VIA_IRQ_HQV0_ENABLE, VIA_IRQ_HQV0_PENDING, 0x000003D0, 0x00008010, - 0x00000000 }, - {VIA_IRQ_HQV1_ENABLE, VIA_IRQ_HQV1_PENDING, 0x000013D0, 0x00008010, - 0x00000000 }, - {VIA_IRQ_DMA0_TD_ENABLE, VIA_IRQ_DMA0_TD_PENDING, VIA_PCI_DMA_CSR0, - VIA_DMA_CSR_TA | VIA_DMA_CSR_TD, 0x00000008}, - {VIA_IRQ_DMA1_TD_ENABLE, VIA_IRQ_DMA1_TD_PENDING, VIA_PCI_DMA_CSR1, - VIA_DMA_CSR_TA | VIA_DMA_CSR_TD, 0x00000008}, -}; -static int via_num_pro_group_a = ARRAY_SIZE(via_pro_group_a_irqs); -static int via_irqmap_pro_group_a[] = {0, 1, -1, 2, -1, 3}; - -static maskarray_t via_unichrome_irqs[] = { - {VIA_IRQ_DMA0_TD_ENABLE, VIA_IRQ_DMA0_TD_PENDING, VIA_PCI_DMA_CSR0, - VIA_DMA_CSR_TA | VIA_DMA_CSR_TD, 0x00000008}, - {VIA_IRQ_DMA1_TD_ENABLE, VIA_IRQ_DMA1_TD_PENDING, VIA_PCI_DMA_CSR1, - VIA_DMA_CSR_TA | VIA_DMA_CSR_TD, 0x00000008} -}; -static int via_num_unichrome = ARRAY_SIZE(via_unichrome_irqs); -static int via_irqmap_unichrome[] = {-1, -1, -1, 0, -1, 1}; - - -u32 via_get_vblank_counter(struct drm_device *dev, unsigned int pipe) -{ - drm_via_private_t *dev_priv = dev->dev_private; - - if (pipe != 0) - return 0; - - return atomic_read(&dev_priv->vbl_received); -} - -irqreturn_t via_driver_irq_handler(int irq, void *arg) -{ - struct drm_device *dev = (struct drm_device *) arg; - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; - u32 status; - int handled = 0; - ktime_t cur_vblank; - drm_via_irq_t *cur_irq = dev_priv->via_irqs; - int i; - - status = via_read(dev_priv, VIA_REG_INTERRUPT); - if (status & VIA_IRQ_VBLANK_PENDING) { - atomic_inc(&dev_priv->vbl_received); - if (!(atomic_read(&dev_priv->vbl_received) & 0x0F)) { - cur_vblank = ktime_get(); - if (dev_priv->last_vblank_valid) { - dev_priv->nsec_per_vblank = - ktime_sub(cur_vblank, - dev_priv->last_vblank) >> 4; - } - dev_priv->last_vblank = cur_vblank; - dev_priv->last_vblank_valid = 1; - } - if (!(atomic_read(&dev_priv->vbl_received) & 0xFF)) { - DRM_DEBUG("nsec per vblank is: %llu\n", - ktime_to_ns(dev_priv->nsec_per_vblank)); - } - drm_handle_vblank(dev, 0); - handled = 1; - } - - for (i = 0; i < dev_priv->num_irqs; ++i) { - if (status & cur_irq->pending_mask) { - atomic_inc(&cur_irq->irq_received); - wake_up(&cur_irq->irq_queue); - handled = 1; - if (dev_priv->irq_map[drm_via_irq_dma0_td] == i) - via_dmablit_handler(dev, 0, 1); - else if (dev_priv->irq_map[drm_via_irq_dma1_td] == i) - via_dmablit_handler(dev, 1, 1); - } - cur_irq++; - } - - /* Acknowledge interrupts */ - via_write(dev_priv, VIA_REG_INTERRUPT, status); - - - if (handled) - return IRQ_HANDLED; - else - return IRQ_NONE; -} - -static __inline__ void viadrv_acknowledge_irqs(drm_via_private_t *dev_priv) -{ - u32 status; - - if (dev_priv) { - /* Acknowledge interrupts */ - status = via_read(dev_priv, VIA_REG_INTERRUPT); - via_write(dev_priv, VIA_REG_INTERRUPT, status | - dev_priv->irq_pending_mask); - } -} - -int via_enable_vblank(struct drm_device *dev, unsigned int pipe) -{ - drm_via_private_t *dev_priv = dev->dev_private; - u32 status; - - if (pipe != 0) { - DRM_ERROR("%s: bad crtc %u\n", __func__, pipe); - return -EINVAL; - } - - status = via_read(dev_priv, VIA_REG_INTERRUPT); - via_write(dev_priv, VIA_REG_INTERRUPT, status | VIA_IRQ_VBLANK_ENABLE); - - via_write8(dev_priv, 0x83d4, 0x11); - via_write8_mask(dev_priv, 0x83d5, 0x30, 0x30); - - return 0; -} - -void via_disable_vblank(struct drm_device *dev, unsigned int pipe) -{ - drm_via_private_t *dev_priv = dev->dev_private; - u32 status; - - status = via_read(dev_priv, VIA_REG_INTERRUPT); - via_write(dev_priv, VIA_REG_INTERRUPT, status & ~VIA_IRQ_VBLANK_ENABLE); - - via_write8(dev_priv, 0x83d4, 0x11); - via_write8_mask(dev_priv, 0x83d5, 0x30, 0); - - if (pipe != 0) - DRM_ERROR("%s: bad crtc %u\n", __func__, pipe); -} - -static int -via_driver_irq_wait(struct drm_device *dev, unsigned int irq, int force_sequence, - unsigned int *sequence) -{ - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; - unsigned int cur_irq_sequence; - drm_via_irq_t *cur_irq; - int ret = 0; - maskarray_t *masks; - int real_irq; - - DRM_DEBUG("\n"); - - if (!dev_priv) { - DRM_ERROR("called with no initialization\n"); - return -EINVAL; - } - - if (irq >= drm_via_irq_num) { - DRM_ERROR("Trying to wait on unknown irq %d\n", irq); - return -EINVAL; - } - - real_irq = dev_priv->irq_map[irq]; - - if (real_irq < 0) { - DRM_ERROR("Video IRQ %d not available on this hardware.\n", - irq); - return -EINVAL; - } - - masks = dev_priv->irq_masks; - cur_irq = dev_priv->via_irqs + real_irq; - - if (masks[real_irq][2] && !force_sequence) { - VIA_WAIT_ON(ret, cur_irq->irq_queue, 3 * HZ, - ((via_read(dev_priv, masks[irq][2]) & masks[irq][3]) == - masks[irq][4])); - cur_irq_sequence = atomic_read(&cur_irq->irq_received); - } else { - VIA_WAIT_ON(ret, cur_irq->irq_queue, 3 * HZ, - (((cur_irq_sequence = - atomic_read(&cur_irq->irq_received)) - - *sequence) <= (1 << 23))); - } - *sequence = cur_irq_sequence; - return ret; -} - - -/* - * drm_dma.h hooks - */ - -void via_driver_irq_preinstall(struct drm_device *dev) -{ - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; - u32 status; - drm_via_irq_t *cur_irq; - int i; - - DRM_DEBUG("dev_priv: %p\n", dev_priv); - if (dev_priv) { - cur_irq = dev_priv->via_irqs; - - dev_priv->irq_enable_mask = VIA_IRQ_VBLANK_ENABLE; - dev_priv->irq_pending_mask = VIA_IRQ_VBLANK_PENDING; - - if (dev_priv->chipset == VIA_PRO_GROUP_A || - dev_priv->chipset == VIA_DX9_0) { - dev_priv->irq_masks = via_pro_group_a_irqs; - dev_priv->num_irqs = via_num_pro_group_a; - dev_priv->irq_map = via_irqmap_pro_group_a; - } else { - dev_priv->irq_masks = via_unichrome_irqs; - dev_priv->num_irqs = via_num_unichrome; - dev_priv->irq_map = via_irqmap_unichrome; - } - - for (i = 0; i < dev_priv->num_irqs; ++i) { - atomic_set(&cur_irq->irq_received, 0); - cur_irq->enable_mask = dev_priv->irq_masks[i][0]; - cur_irq->pending_mask = dev_priv->irq_masks[i][1]; - init_waitqueue_head(&cur_irq->irq_queue); - dev_priv->irq_enable_mask |= cur_irq->enable_mask; - dev_priv->irq_pending_mask |= cur_irq->pending_mask; - cur_irq++; - - DRM_DEBUG("Initializing IRQ %d\n", i); - } - - dev_priv->last_vblank_valid = 0; - - /* Clear VSync interrupt regs */ - status = via_read(dev_priv, VIA_REG_INTERRUPT); - via_write(dev_priv, VIA_REG_INTERRUPT, status & - ~(dev_priv->irq_enable_mask)); - - /* Clear bits if they're already high */ - viadrv_acknowledge_irqs(dev_priv); - } -} - -int via_driver_irq_postinstall(struct drm_device *dev) -{ - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; - u32 status; - - DRM_DEBUG("fun: %s\n", __func__); - if (!dev_priv) - return -EINVAL; - - status = via_read(dev_priv, VIA_REG_INTERRUPT); - via_write(dev_priv, VIA_REG_INTERRUPT, status | VIA_IRQ_GLOBAL - | dev_priv->irq_enable_mask); - - /* Some magic, oh for some data sheets ! */ - via_write8(dev_priv, 0x83d4, 0x11); - via_write8_mask(dev_priv, 0x83d5, 0x30, 0x30); - - return 0; -} - -void via_driver_irq_uninstall(struct drm_device *dev) -{ - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; - u32 status; - - DRM_DEBUG("\n"); - if (dev_priv) { - - /* Some more magic, oh for some data sheets ! */ - - via_write8(dev_priv, 0x83d4, 0x11); - via_write8_mask(dev_priv, 0x83d5, 0x30, 0); - - status = via_read(dev_priv, VIA_REG_INTERRUPT); - via_write(dev_priv, VIA_REG_INTERRUPT, status & - ~(VIA_IRQ_VBLANK_ENABLE | dev_priv->irq_enable_mask)); - } -} - -int via_wait_irq(struct drm_device *dev, void *data, struct drm_file *file_priv) -{ - drm_via_irqwait_t *irqwait = data; - struct timespec64 now; - int ret = 0; - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; - drm_via_irq_t *cur_irq = dev_priv->via_irqs; - int force_sequence; - - if (irqwait->request.irq >= dev_priv->num_irqs) { - DRM_ERROR("Trying to wait on unknown irq %d\n", - irqwait->request.irq); - return -EINVAL; - } - - cur_irq += irqwait->request.irq; - - switch (irqwait->request.type & ~VIA_IRQ_FLAGS_MASK) { - case VIA_IRQ_RELATIVE: - irqwait->request.sequence += - atomic_read(&cur_irq->irq_received); - irqwait->request.type &= ~_DRM_VBLANK_RELATIVE; - break; - case VIA_IRQ_ABSOLUTE: - break; - default: - return -EINVAL; - } - - if (irqwait->request.type & VIA_IRQ_SIGNAL) { - DRM_ERROR("Signals on Via IRQs not implemented yet.\n"); - return -EINVAL; - } - - force_sequence = (irqwait->request.type & VIA_IRQ_FORCE_SEQUENCE); - - ret = via_driver_irq_wait(dev, irqwait->request.irq, force_sequence, - &irqwait->request.sequence); - ktime_get_ts64(&now); - irqwait->reply.tval_sec = now.tv_sec; - irqwait->reply.tval_usec = now.tv_nsec / NSEC_PER_USEC; - - return ret; -} diff --git a/drivers/gpu/drm/via/via_map.c b/drivers/gpu/drm/via/via_map.c deleted file mode 100644 index a9f6b0c11966..000000000000 --- a/drivers/gpu/drm/via/via_map.c +++ /dev/null @@ -1,132 +0,0 @@ -/* - * Copyright 1998-2003 VIA Technologies, Inc. All Rights Reserved. - * Copyright 2001-2003 S3 Graphics, Inc. All Rights Reserved. - * - * Permission is hereby granted, free of charge, to any person obtaining a - * copy of this software and associated documentation files (the "Software"), - * to deal in the Software without restriction, including without limitation - * the rights to use, copy, modify, merge, publish, distribute, sub license, - * and/or sell copies of the Software, and to permit persons to whom the - * Software is furnished to do so, subject to the following conditions: - * - * The above copyright notice and this permission notice (including the - * next paragraph) shall be included in all copies or substantial portions - * of the Software. - * - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL - * VIA, S3 GRAPHICS, AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER - * DEALINGS IN THE SOFTWARE. - */ - -#include <linux/pci.h> - -#include <drm/drm_device.h> -#include <drm/drm_vblank.h> -#include <drm/via_drm.h> - -#include "via_drv.h" - -static int via_do_init_map(struct drm_device *dev, drm_via_init_t *init) -{ - drm_via_private_t *dev_priv = dev->dev_private; - - DRM_DEBUG("\n"); - - dev_priv->sarea = drm_legacy_getsarea(dev); - if (!dev_priv->sarea) { - DRM_ERROR("could not find sarea!\n"); - dev->dev_private = (void *)dev_priv; - via_do_cleanup_map(dev); - return -EINVAL; - } - - dev_priv->fb = drm_legacy_findmap(dev, init->fb_offset); - if (!dev_priv->fb) { - DRM_ERROR("could not find framebuffer!\n"); - dev->dev_private = (void *)dev_priv; - via_do_cleanup_map(dev); - return -EINVAL; - } - dev_priv->mmio = drm_legacy_findmap(dev, init->mmio_offset); - if (!dev_priv->mmio) { - DRM_ERROR("could not find mmio region!\n"); - dev->dev_private = (void *)dev_priv; - via_do_cleanup_map(dev); - return -EINVAL; - } - - dev_priv->sarea_priv = - (drm_via_sarea_t *) ((u8 *) dev_priv->sarea->handle + - init->sarea_priv_offset); - - dev_priv->agpAddr = init->agpAddr; - - via_init_futex(dev_priv); - - via_init_dmablit(dev); - - dev->dev_private = (void *)dev_priv; - return 0; -} - -int via_do_cleanup_map(struct drm_device *dev) -{ - via_dma_cleanup(dev); - - return 0; -} - -int via_map_init(struct drm_device *dev, void *data, struct drm_file *file_priv) -{ - drm_via_init_t *init = data; - - DRM_DEBUG("\n"); - - switch (init->func) { - case VIA_INIT_MAP: - return via_do_init_map(dev, init); - case VIA_CLEANUP_MAP: - return via_do_cleanup_map(dev); - } - - return -EINVAL; -} - -int via_driver_load(struct drm_device *dev, unsigned long chipset) -{ - struct pci_dev *pdev = to_pci_dev(dev->dev); - drm_via_private_t *dev_priv; - int ret = 0; - - dev_priv = kzalloc(sizeof(drm_via_private_t), GFP_KERNEL); - if (dev_priv == NULL) - return -ENOMEM; - - idr_init(&dev_priv->object_idr); - dev->dev_private = (void *)dev_priv; - - dev_priv->chipset = chipset; - - pci_set_master(pdev); - - ret = drm_vblank_init(dev, 1); - if (ret) { - kfree(dev_priv); - return ret; - } - - return 0; -} - -void via_driver_unload(struct drm_device *dev) -{ - drm_via_private_t *dev_priv = dev->dev_private; - - idr_destroy(&dev_priv->object_idr); - - kfree(dev_priv); -} diff --git a/drivers/gpu/drm/via/via_mm.c b/drivers/gpu/drm/via/via_mm.c deleted file mode 100644 index c9afa1a51f23..000000000000 --- a/drivers/gpu/drm/via/via_mm.c +++ /dev/null @@ -1,241 +0,0 @@ -/* - * Copyright 2006 Tungsten Graphics Inc., Bismarck, ND., USA. - * All rights reserved. - * - * Permission is hereby granted, free of charge, to any person obtaining a - * copy of this software and associated documentation files (the "Software"), - * to deal in the Software without restriction, including without limitation - * the rights to use, copy, modify, merge, publish, distribute, sub license, - * and/or sell copies of the Software, and to permit persons to whom the - * Software is furnished to do so, subject to the following conditions: - * - * The above copyright notice and this permission notice (including the - * next paragraph) shall be included in all copies or substantial portions - * of the Software. - * - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL - * THE AUTHORS OR COPYRIGHT HOLDERS AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM, - * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER - * DEALINGS IN THE SOFTWARE. - */ -/* - * Authors: Thomas Hellström <thomas-at-tungstengraphics-dot-com> - */ - -#include <linux/slab.h> - -#include <drm/drm_device.h> -#include <drm/drm_file.h> -#include <drm/via_drm.h> - -#include "via_drv.h" - -#define VIA_MM_ALIGN_SHIFT 4 -#define VIA_MM_ALIGN_MASK ((1 << VIA_MM_ALIGN_SHIFT) - 1) - -struct via_memblock { - struct drm_mm_node mm_node; - struct list_head owner_list; -}; - -int via_agp_init(struct drm_device *dev, void *data, struct drm_file *file_priv) -{ - drm_via_agp_t *agp = data; - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; - - mutex_lock(&dev->struct_mutex); - drm_mm_init(&dev_priv->agp_mm, 0, agp->size >> VIA_MM_ALIGN_SHIFT); - - dev_priv->agp_initialized = 1; - dev_priv->agp_offset = agp->offset; - mutex_unlock(&dev->struct_mutex); - - DRM_DEBUG("offset = %u, size = %u\n", agp->offset, agp->size); - return 0; -} - -int via_fb_init(struct drm_device *dev, void *data, struct drm_file *file_priv) -{ - drm_via_fb_t *fb = data; - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; - - mutex_lock(&dev->struct_mutex); - drm_mm_init(&dev_priv->vram_mm, 0, fb->size >> VIA_MM_ALIGN_SHIFT); - - dev_priv->vram_initialized = 1; - dev_priv->vram_offset = fb->offset; - - mutex_unlock(&dev->struct_mutex); - DRM_DEBUG("offset = %u, size = %u\n", fb->offset, fb->size); - - return 0; - -} - -int via_final_context(struct drm_device *dev, int context) -{ - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; - - via_release_futex(dev_priv, context); - - /* Linux specific until context tracking code gets ported to BSD */ - /* Last context, perform cleanup */ - if (list_is_singular(&dev->ctxlist)) { - DRM_DEBUG("Last Context\n"); - drm_legacy_irq_uninstall(dev); - via_cleanup_futex(dev_priv); - via_do_cleanup_map(dev); - } - return 1; -} - -void via_lastclose(struct drm_device *dev) -{ - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; - - if (!dev_priv) - return; - - mutex_lock(&dev->struct_mutex); - if (dev_priv->vram_initialized) { - drm_mm_takedown(&dev_priv->vram_mm); - dev_priv->vram_initialized = 0; - } - if (dev_priv->agp_initialized) { - drm_mm_takedown(&dev_priv->agp_mm); - dev_priv->agp_initialized = 0; - } - mutex_unlock(&dev->struct_mutex); -} - -int via_mem_alloc(struct drm_device *dev, void *data, - struct drm_file *file) -{ - drm_via_mem_t *mem = data; - int retval = 0, user_key; - struct via_memblock *item; - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; - struct via_file_private *file_priv = file->driver_priv; - unsigned long tmpSize; - - if (mem->type > VIA_MEM_AGP) { - DRM_ERROR("Unknown memory type allocation\n"); - return -EINVAL; - } - mutex_lock(&dev->struct_mutex); - if (0 == ((mem->type == VIA_MEM_VIDEO) ? dev_priv->vram_initialized : - dev_priv->agp_initialized)) { - mutex_unlock(&dev->struct_mutex); - DRM_ERROR - ("Attempt to allocate from uninitialized memory manager.\n"); - return -EINVAL; - } - - item = kzalloc(sizeof(*item), GFP_KERNEL); - if (!item) { - retval = -ENOMEM; - goto fail_alloc; - } - - tmpSize = (mem->size + VIA_MM_ALIGN_MASK) >> VIA_MM_ALIGN_SHIFT; - if (mem->type == VIA_MEM_AGP) - retval = drm_mm_insert_node(&dev_priv->agp_mm, - &item->mm_node, - tmpSize); - else - retval = drm_mm_insert_node(&dev_priv->vram_mm, - &item->mm_node, - tmpSize); - if (retval) - goto fail_alloc; - - retval = idr_alloc(&dev_priv->object_idr, item, 1, 0, GFP_KERNEL); - if (retval < 0) - goto fail_idr; - user_key = retval; - - list_add(&item->owner_list, &file_priv->obj_list); - mutex_unlock(&dev->struct_mutex); - - mem->offset = ((mem->type == VIA_MEM_VIDEO) ? - dev_priv->vram_offset : dev_priv->agp_offset) + - ((item->mm_node.start) << VIA_MM_ALIGN_SHIFT); - mem->index = user_key; - - return 0; - -fail_idr: - drm_mm_remove_node(&item->mm_node); -fail_alloc: - kfree(item); - mutex_unlock(&dev->struct_mutex); - - mem->offset = 0; - mem->size = 0; - mem->index = 0; - DRM_DEBUG("Video memory allocation failed\n"); - - return retval; -} - -int via_mem_free(struct drm_device *dev, void *data, struct drm_file *file_priv) -{ - drm_via_private_t *dev_priv = dev->dev_private; - drm_via_mem_t *mem = data; - struct via_memblock *obj; - - mutex_lock(&dev->struct_mutex); - obj = idr_find(&dev_priv->object_idr, mem->index); - if (obj == NULL) { - mutex_unlock(&dev->struct_mutex); - return -EINVAL; - } - - idr_remove(&dev_priv->object_idr, mem->index); - list_del(&obj->owner_list); - drm_mm_remove_node(&obj->mm_node); - kfree(obj); - mutex_unlock(&dev->struct_mutex); - - DRM_DEBUG("free = 0x%lx\n", mem->index); - - return 0; -} - - -void via_reclaim_buffers_locked(struct drm_device *dev, - struct drm_file *file) -{ - struct via_file_private *file_priv = file->driver_priv; - struct via_memblock *entry, *next; - - if (!(dev->master && file->master->lock.hw_lock)) - return; - - drm_legacy_idlelock_take(&file->master->lock); - - mutex_lock(&dev->struct_mutex); - if (list_empty(&file_priv->obj_list)) { - mutex_unlock(&dev->struct_mutex); - drm_legacy_idlelock_release(&file->master->lock); - - return; - } - - via_driver_dma_quiescent(dev); - - list_for_each_entry_safe(entry, next, &file_priv->obj_list, - owner_list) { - list_del(&entry->owner_list); - drm_mm_remove_node(&entry->mm_node); - kfree(entry); - } - mutex_unlock(&dev->struct_mutex); - - drm_legacy_idlelock_release(&file->master->lock); - - return; -} diff --git a/drivers/gpu/drm/via/via_verifier.c b/drivers/gpu/drm/via/via_verifier.c deleted file mode 100644 index 3d6e3a70f318..000000000000 --- a/drivers/gpu/drm/via/via_verifier.c +++ /dev/null @@ -1,1110 +0,0 @@ -/* - * Copyright 2004 The Unichrome Project. All Rights Reserved. - * Copyright 2005 Thomas Hellstrom. All Rights Reserved. - * - * Permission is hereby granted, free of charge, to any person obtaining a - * copy of this software and associated documentation files (the "Software"), - * to deal in the Software without restriction, including without limitation - * the rights to use, copy, modify, merge, publish, distribute, sub license, - * and/or sell copies of the Software, and to permit persons to whom the - * Software is furnished to do so, subject to the following conditions: - * - * The above copyright notice and this permission notice (including the - * next paragraph) shall be included in all copies or substantial portions - * of the Software. - * - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL - * THE AUTHOR(S), AND/OR THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER - * DEALINGS IN THE SOFTWARE. - * - * Author: Thomas Hellstrom 2004, 2005. - * This code was written using docs obtained under NDA from VIA Inc. - * - * Don't run this code directly on an AGP buffer. Due to cache problems it will - * be very slow. - */ - -#include <drm/drm_device.h> -#include <drm/drm_legacy.h> -#include <drm/via_drm.h> - -#include "via_3d_reg.h" -#include "via_drv.h" -#include "via_verifier.h" - -typedef enum { - state_command, - state_header2, - state_header1, - state_vheader5, - state_vheader6, - state_error -} verifier_state_t; - -typedef enum { - no_check = 0, - check_for_header2, - check_for_header1, - check_for_header2_err, - check_for_header1_err, - check_for_fire, - check_z_buffer_addr0, - check_z_buffer_addr1, - check_z_buffer_addr_mode, - check_destination_addr0, - check_destination_addr1, - check_destination_addr_mode, - check_for_dummy, - check_for_dd, - check_texture_addr0, - check_texture_addr1, - check_texture_addr2, - check_texture_addr3, - check_texture_addr4, - check_texture_addr5, - check_texture_addr6, - check_texture_addr7, - check_texture_addr8, - check_texture_addr_mode, - check_for_vertex_count, - check_number_texunits, - forbidden_command -} hazard_t; - -/* - * Associates each hazard above with a possible multi-command - * sequence. For example an address that is split over multiple - * commands and that needs to be checked at the first command - * that does not include any part of the address. - */ - -static drm_via_sequence_t seqs[] = { - no_sequence, - no_sequence, - no_sequence, - no_sequence, - no_sequence, - no_sequence, - z_address, - z_address, - z_address, - dest_address, - dest_address, - dest_address, - no_sequence, - no_sequence, - tex_address, - tex_address, - tex_address, - tex_address, - tex_address, - tex_address, - tex_address, - tex_address, - tex_address, - tex_address, - no_sequence -}; - -typedef struct { - unsigned int code; - hazard_t hz; -} hz_init_t; - -static hz_init_t init_table1[] = { - {0xf2, check_for_header2_err}, - {0xf0, check_for_header1_err}, - {0xee, check_for_fire}, - {0xcc, check_for_dummy}, - {0xdd, check_for_dd}, - {0x00, no_check}, - {0x10, check_z_buffer_addr0}, - {0x11, check_z_buffer_addr1}, - {0x12, check_z_buffer_addr_mode}, - {0x13, no_check}, - {0x14, no_check}, - {0x15, no_check}, - {0x23, no_check}, - {0x24, no_check}, - {0x33, no_check}, - {0x34, no_check}, - {0x35, no_check}, - {0x36, no_check}, - {0x37, no_check}, - {0x38, no_check}, - {0x39, no_check}, - {0x3A, no_check}, - {0x3B, no_check}, - {0x3C, no_check}, - {0x3D, no_check}, - {0x3E, no_check}, - {0x40, check_destination_addr0}, - {0x41, check_destination_addr1}, - {0x42, check_destination_addr_mode}, - {0x43, no_check}, - {0x44, no_check}, - {0x50, no_check}, - {0x51, no_check}, - {0x52, no_check}, - {0x53, no_check}, - {0x54, no_check}, - {0x55, no_check}, - {0x56, no_check}, - {0x57, no_check}, - {0x58, no_check}, - {0x70, no_check}, - {0x71, no_check}, - {0x78, no_check}, - {0x79, no_check}, - {0x7A, no_check}, - {0x7B, no_check}, - {0x7C, no_check}, - {0x7D, check_for_vertex_count} -}; - -static hz_init_t init_table2[] = { - {0xf2, check_for_header2_err}, - {0xf0, check_for_header1_err}, - {0xee, check_for_fire}, - {0xcc, check_for_dummy}, - {0x00, check_texture_addr0}, - {0x01, check_texture_addr0}, - {0x02, check_texture_addr0}, - {0x03, check_texture_addr0}, - {0x04, check_texture_addr0}, - {0x05, check_texture_addr0}, - {0x06, check_texture_addr0}, - {0x07, check_texture_addr0}, - {0x08, check_texture_addr0}, - {0x09, check_texture_addr0}, - {0x20, check_texture_addr1}, - {0x21, check_texture_addr1}, - {0x22, check_texture_addr1}, - {0x23, check_texture_addr4}, - {0x2B, check_texture_addr3}, - {0x2C, check_texture_addr3}, - {0x2D, check_texture_addr3}, - {0x2E, check_texture_addr3}, - {0x2F, check_texture_addr3}, - {0x30, check_texture_addr3}, - {0x31, check_texture_addr3}, - {0x32, check_texture_addr3}, - {0x33, check_texture_addr3}, - {0x34, check_texture_addr3}, - {0x4B, check_texture_addr5}, - {0x4C, check_texture_addr6}, - {0x51, check_texture_addr7}, - {0x52, check_texture_addr8}, - {0x77, check_texture_addr2}, - {0x78, no_check}, - {0x79, no_check}, - {0x7A, no_check}, - {0x7B, check_texture_addr_mode}, - {0x7C, no_check}, - {0x7D, no_check}, - {0x7E, no_check}, - {0x7F, no_check}, - {0x80, no_check}, - {0x81, no_check}, - {0x82, no_check}, - {0x83, no_check}, - {0x85, no_check}, - {0x86, no_check}, - {0x87, no_check}, - {0x88, no_check}, - {0x89, no_check}, - {0x8A, no_check}, - {0x90, no_check}, - {0x91, no_check}, - {0x92, no_check}, - {0x93, no_check} -}; - -static hz_init_t init_table3[] = { - {0xf2, check_for_header2_err}, - {0xf0, check_for_header1_err}, - {0xcc, check_for_dummy}, - {0x00, check_number_texunits} -}; - -static hazard_t table1[256]; -static hazard_t table2[256]; -static hazard_t table3[256]; - -static __inline__ int -eat_words(const uint32_t **buf, const uint32_t *buf_end, unsigned num_words) -{ - if ((buf_end - *buf) >= num_words) { - *buf += num_words; - return 0; - } - DRM_ERROR("Illegal termination of DMA command buffer\n"); - return 1; -} - -/* - * Partially stolen from drm_memory.h - */ - -static __inline__ drm_local_map_t *via_drm_lookup_agp_map(drm_via_state_t *seq, - unsigned long offset, - unsigned long size, - struct drm_device *dev) -{ - struct drm_map_list *r_list; - drm_local_map_t *map = seq->map_cache; - - if (map && map->offset <= offset - && (offset + size) <= (map->offset + map->size)) { - return map; - } - - list_for_each_entry(r_list, &dev->maplist, head) { - map = r_list->map; - if (!map) - continue; - if (map->offset <= offset - && (offset + size) <= (map->offset + map->size) - && !(map->flags & _DRM_RESTRICTED) - && (map->type == _DRM_AGP)) { - seq->map_cache = map; - return map; - } - } - return NULL; -} - -/* - * Require that all AGP texture levels reside in the same AGP map which should - * be mappable by the client. This is not a big restriction. - * FIXME: To actually enforce this security policy strictly, drm_rmmap - * would have to wait for dma quiescent before removing an AGP map. - * The via_drm_lookup_agp_map call in reality seems to take - * very little CPU time. - */ - -static __inline__ int finish_current_sequence(drm_via_state_t * cur_seq) -{ - switch (cur_seq->unfinished) { - case z_address: - DRM_DEBUG("Z Buffer start address is 0x%x\n", cur_seq->z_addr); - break; - case dest_address: - DRM_DEBUG("Destination start address is 0x%x\n", - cur_seq->d_addr); - break; - case tex_address: - if (cur_seq->agp_texture) { - unsigned start = - cur_seq->tex_level_lo[cur_seq->texture]; - unsigned end = cur_seq->tex_level_hi[cur_seq->texture]; - unsigned long lo = ~0, hi = 0, tmp; - uint32_t *addr, *pitch, *height, tex; - unsigned i; - int npot; - - if (end > 9) - end = 9; - if (start > 9) - start = 9; - - addr = - &(cur_seq->t_addr[tex = cur_seq->texture][start]); - pitch = &(cur_seq->pitch[tex][start]); - height = &(cur_seq->height[tex][start]); - npot = cur_seq->tex_npot[tex]; - for (i = start; i <= end; ++i) { - tmp = *addr++; - if (tmp < lo) - lo = tmp; - if (i == 0 && npot) - tmp += (*height++ * *pitch++); - else - tmp += (*height++ << *pitch++); - if (tmp > hi) - hi = tmp; - } - - if (!via_drm_lookup_agp_map - (cur_seq, lo, hi - lo, cur_seq->dev)) { - DRM_ERROR - ("AGP texture is not in allowed map\n"); - return 2; - } - } - break; - default: - break; - } - cur_seq->unfinished = no_sequence; - return 0; -} - -static __inline__ int -investigate_hazard(uint32_t cmd, hazard_t hz, drm_via_state_t *cur_seq) -{ - register uint32_t tmp, *tmp_addr; - - if (cur_seq->unfinished && (cur_seq->unfinished != seqs[hz])) { - int ret; - if ((ret = finish_current_sequence(cur_seq))) - return ret; - } - - switch (hz) { - case check_for_header2: - if (cmd == HALCYON_HEADER2) - return 1; - return 0; - case check_for_header1: - if ((cmd & HALCYON_HEADER1MASK) == HALCYON_HEADER1) - return 1; - return 0; - case check_for_header2_err: - if (cmd == HALCYON_HEADER2) - return 1; - DRM_ERROR("Illegal DMA HALCYON_HEADER2 command\n"); - break; - case check_for_header1_err: - if ((cmd & HALCYON_HEADER1MASK) == HALCYON_HEADER1) - return 1; - DRM_ERROR("Illegal DMA HALCYON_HEADER1 command\n"); - break; - case check_for_fire: - if ((cmd & HALCYON_FIREMASK) == HALCYON_FIRECMD) - return 1; - DRM_ERROR("Illegal DMA HALCYON_FIRECMD command\n"); - break; - case check_for_dummy: - if (HC_DUMMY == cmd) - return 0; - DRM_ERROR("Illegal DMA HC_DUMMY command\n"); - break; - case check_for_dd: - if (0xdddddddd == cmd) - return 0; - DRM_ERROR("Illegal DMA 0xdddddddd command\n"); - break; - case check_z_buffer_addr0: - cur_seq->unfinished = z_address; - cur_seq->z_addr = (cur_seq->z_addr & 0xFF000000) | - (cmd & 0x00FFFFFF); - return 0; - case check_z_buffer_addr1: - cur_seq->unfinished = z_address; - cur_seq->z_addr = (cur_seq->z_addr & 0x00FFFFFF) | - ((cmd & 0xFF) << 24); - return 0; - case check_z_buffer_addr_mode: - cur_seq->unfinished = z_address; - if ((cmd & 0x0000C000) == 0) - return 0; - DRM_ERROR("Attempt to place Z buffer in system memory\n"); - return 2; - case check_destination_addr0: - cur_seq->unfinished = dest_address; - cur_seq->d_addr = (cur_seq->d_addr & 0xFF000000) | - (cmd & 0x00FFFFFF); - return 0; - case check_destination_addr1: - cur_seq->unfinished = dest_address; - cur_seq->d_addr = (cur_seq->d_addr & 0x00FFFFFF) | - ((cmd & 0xFF) << 24); - return 0; - case check_destination_addr_mode: - cur_seq->unfinished = dest_address; - if ((cmd & 0x0000C000) == 0) - return 0; - DRM_ERROR - ("Attempt to place 3D drawing buffer in system memory\n"); - return 2; - case check_texture_addr0: - cur_seq->unfinished = tex_address; - tmp = (cmd >> 24); - tmp_addr = &cur_seq->t_addr[cur_seq->texture][tmp]; - *tmp_addr = (*tmp_addr & 0xFF000000) | (cmd & 0x00FFFFFF); - return 0; - case check_texture_addr1: - cur_seq->unfinished = tex_address; - tmp = ((cmd >> 24) - 0x20); - tmp += tmp << 1; - tmp_addr = &cur_seq->t_addr[cur_seq->texture][tmp]; - *tmp_addr = (*tmp_addr & 0x00FFFFFF) | ((cmd & 0xFF) << 24); - tmp_addr++; - *tmp_addr = (*tmp_addr & 0x00FFFFFF) | ((cmd & 0xFF00) << 16); - tmp_addr++; - *tmp_addr = (*tmp_addr & 0x00FFFFFF) | ((cmd & 0xFF0000) << 8); - return 0; - case check_texture_addr2: - cur_seq->unfinished = tex_address; - cur_seq->tex_level_lo[tmp = cur_seq->texture] = cmd & 0x3F; - cur_seq->tex_level_hi[tmp] = (cmd & 0xFC0) >> 6; - return 0; - case check_texture_addr3: - cur_seq->unfinished = tex_address; - tmp = ((cmd >> 24) - HC_SubA_HTXnL0Pit); - if (tmp == 0 && - (cmd & HC_HTXnEnPit_MASK)) { - cur_seq->pitch[cur_seq->texture][tmp] = - (cmd & HC_HTXnLnPit_MASK); - cur_seq->tex_npot[cur_seq->texture] = 1; - } else { - cur_seq->pitch[cur_seq->texture][tmp] = - (cmd & HC_HTXnLnPitE_MASK) >> HC_HTXnLnPitE_SHIFT; - cur_seq->tex_npot[cur_seq->texture] = 0; - if (cmd & 0x000FFFFF) { - DRM_ERROR - ("Unimplemented texture level 0 pitch mode.\n"); - return 2; - } - } - return 0; - case check_texture_addr4: - cur_seq->unfinished = tex_address; - tmp_addr = &cur_seq->t_addr[cur_seq->texture][9]; - *tmp_addr = (*tmp_addr & 0x00FFFFFF) | ((cmd & 0xFF) << 24); - return 0; - case check_texture_addr5: - case check_texture_addr6: - cur_seq->unfinished = tex_address; - /* - * Texture width. We don't care since we have the pitch. - */ - return 0; - case check_texture_addr7: - cur_seq->unfinished = tex_address; - tmp_addr = &(cur_seq->height[cur_seq->texture][0]); - tmp_addr[5] = 1 << ((cmd & 0x00F00000) >> 20); - tmp_addr[4] = 1 << ((cmd & 0x000F0000) >> 16); - tmp_addr[3] = 1 << ((cmd & 0x0000F000) >> 12); - tmp_addr[2] = 1 << ((cmd & 0x00000F00) >> 8); - tmp_addr[1] = 1 << ((cmd & 0x000000F0) >> 4); - tmp_addr[0] = 1 << (cmd & 0x0000000F); - return 0; - case check_texture_addr8: - cur_seq->unfinished = tex_address; - tmp_addr = &(cur_seq->height[cur_seq->texture][0]); - tmp_addr[9] = 1 << ((cmd & 0x0000F000) >> 12); - tmp_addr[8] = 1 << ((cmd & 0x00000F00) >> 8); - tmp_addr[7] = 1 << ((cmd & 0x000000F0) >> 4); - tmp_addr[6] = 1 << (cmd & 0x0000000F); - return 0; - case check_texture_addr_mode: - cur_seq->unfinished = tex_address; - if (2 == (tmp = cmd & 0x00000003)) { - DRM_ERROR - ("Attempt to fetch texture from system memory.\n"); - return 2; - } - cur_seq->agp_texture = (tmp == 3); - cur_seq->tex_palette_size[cur_seq->texture] = - (cmd >> 16) & 0x000000007; - return 0; - case check_for_vertex_count: - cur_seq->vertex_count = cmd & 0x0000FFFF; - return 0; - case check_number_texunits: - cur_seq->multitex = (cmd >> 3) & 1; - return 0; - default: - DRM_ERROR("Illegal DMA data: 0x%x\n", cmd); - return 2; - } - return 2; -} - -static __inline__ int -via_check_prim_list(uint32_t const **buffer, const uint32_t * buf_end, - drm_via_state_t *cur_seq) -{ - drm_via_private_t *dev_priv = - (drm_via_private_t *) cur_seq->dev->dev_private; - uint32_t a_fire, bcmd, dw_count; - int ret = 0; - int have_fire; - const uint32_t *buf = *buffer; - - while (buf < buf_end) { - have_fire = 0; - if ((buf_end - buf) < 2) { - DRM_ERROR - ("Unexpected termination of primitive list.\n"); - ret = 1; - break; - } - if ((*buf & HC_ACMD_MASK) != HC_ACMD_HCmdB) - break; - bcmd = *buf++; - if ((*buf & HC_ACMD_MASK) != HC_ACMD_HCmdA) { - DRM_ERROR("Expected Vertex List A command, got 0x%x\n", - *buf); - ret = 1; - break; - } - a_fire = - *buf++ | HC_HPLEND_MASK | HC_HPMValidN_MASK | - HC_HE3Fire_MASK; - - /* - * How many dwords per vertex ? - */ - - if (cur_seq->agp && ((bcmd & (0xF << 11)) == 0)) { - DRM_ERROR("Illegal B command vertex data for AGP.\n"); - ret = 1; - break; - } - - dw_count = 0; - if (bcmd & (1 << 7)) - dw_count += (cur_seq->multitex) ? 2 : 1; - if (bcmd & (1 << 8)) - dw_count += (cur_seq->multitex) ? 2 : 1; - if (bcmd & (1 << 9)) - dw_count++; - if (bcmd & (1 << 10)) - dw_count++; - if (bcmd & (1 << 11)) - dw_count++; - if (bcmd & (1 << 12)) - dw_count++; - if (bcmd & (1 << 13)) - dw_count++; - if (bcmd & (1 << 14)) - dw_count++; - - while (buf < buf_end) { - if (*buf == a_fire) { - if (dev_priv->num_fire_offsets >= - VIA_FIRE_BUF_SIZE) { - DRM_ERROR("Fire offset buffer full.\n"); - ret = 1; - break; - } - dev_priv->fire_offsets[dev_priv-> - num_fire_offsets++] = - buf; - have_fire = 1; - buf++; - if (buf < buf_end && *buf == a_fire) - buf++; - break; - } - if ((*buf == HALCYON_HEADER2) || - ((*buf & HALCYON_FIREMASK) == HALCYON_FIRECMD)) { - DRM_ERROR("Missing Vertex Fire command, " - "Stray Vertex Fire command or verifier " - "lost sync.\n"); - ret = 1; - break; - } - if ((ret = eat_words(&buf, buf_end, dw_count))) - break; - } - if (buf >= buf_end && !have_fire) { - DRM_ERROR("Missing Vertex Fire command or verifier " - "lost sync.\n"); - ret = 1; - break; - } - if (cur_seq->agp && ((buf - cur_seq->buf_start) & 0x01)) { - DRM_ERROR("AGP Primitive list end misaligned.\n"); - ret = 1; - break; - } - } - *buffer = buf; - return ret; -} - -static __inline__ verifier_state_t -via_check_header2(uint32_t const **buffer, const uint32_t *buf_end, - drm_via_state_t *hc_state) -{ - uint32_t cmd; - int hz_mode; - hazard_t hz; - const uint32_t *buf = *buffer; - const hazard_t *hz_table; - - if ((buf_end - buf) < 2) { - DRM_ERROR - ("Illegal termination of DMA HALCYON_HEADER2 sequence.\n"); - return state_error; - } - buf++; - cmd = (*buf++ & 0xFFFF0000) >> 16; - - switch (cmd) { - case HC_ParaType_CmdVdata: - if (via_check_prim_list(&buf, buf_end, hc_state)) - return state_error; - *buffer = buf; - return state_command; - case HC_ParaType_NotTex: - hz_table = table1; - break; - case HC_ParaType_Tex: - hc_state->texture = 0; - hz_table = table2; - break; - case (HC_ParaType_Tex | (HC_SubType_Tex1 << 8)): - hc_state->texture = 1; - hz_table = table2; - break; - case (HC_ParaType_Tex | (HC_SubType_TexGeneral << 8)): - hz_table = table3; - break; - case HC_ParaType_Auto: - if (eat_words(&buf, buf_end, 2)) - return state_error; - *buffer = buf; - return state_command; - case (HC_ParaType_Palette | (HC_SubType_Stipple << 8)): - if (eat_words(&buf, buf_end, 32)) - return state_error; - *buffer = buf; - return state_command; - case (HC_ParaType_Palette | (HC_SubType_TexPalette0 << 8)): - case (HC_ParaType_Palette | (HC_SubType_TexPalette1 << 8)): - DRM_ERROR("Texture palettes are rejected because of " - "lack of info how to determine their size.\n"); - return state_error; - case (HC_ParaType_Palette | (HC_SubType_FogTable << 8)): - DRM_ERROR("Fog factor palettes are rejected because of " - "lack of info how to determine their size.\n"); - return state_error; - default: - - /* - * There are some unimplemented HC_ParaTypes here, that - * need to be implemented if the Mesa driver is extended. - */ - - DRM_ERROR("Invalid or unimplemented HALCYON_HEADER2 " - "DMA subcommand: 0x%x. Previous dword: 0x%x\n", - cmd, *(buf - 2)); - *buffer = buf; - return state_error; - } - - while (buf < buf_end) { - cmd = *buf++; - if ((hz = hz_table[cmd >> 24])) { - if ((hz_mode = investigate_hazard(cmd, hz, hc_state))) { - if (hz_mode == 1) { - buf--; - break; - } - return state_error; - } - } else if (hc_state->unfinished && - finish_current_sequence(hc_state)) { - return state_error; - } - } - if (hc_state->unfinished && finish_current_sequence(hc_state)) - return state_error; - *buffer = buf; - return state_command; -} - -static __inline__ verifier_state_t -via_parse_header2(drm_via_private_t *dev_priv, uint32_t const **buffer, - const uint32_t *buf_end, int *fire_count) -{ - uint32_t cmd; - const uint32_t *buf = *buffer; - const uint32_t *next_fire; - int burst = 0; - - next_fire = dev_priv->fire_offsets[*fire_count]; - buf++; - cmd = (*buf & 0xFFFF0000) >> 16; - via_write(dev_priv, HC_REG_TRANS_SET + HC_REG_BASE, *buf++); - switch (cmd) { - case HC_ParaType_CmdVdata: - while ((buf < buf_end) && - (*fire_count < dev_priv->num_fire_offsets) && - (*buf & HC_ACMD_MASK) == HC_ACMD_HCmdB) { - while (buf <= next_fire) { - via_write(dev_priv, HC_REG_TRANS_SPACE + HC_REG_BASE + - (burst & 63), *buf++); - burst += 4; - } - if ((buf < buf_end) - && ((*buf & HALCYON_FIREMASK) == HALCYON_FIRECMD)) - buf++; - - if (++(*fire_count) < dev_priv->num_fire_offsets) - next_fire = dev_priv->fire_offsets[*fire_count]; - } - break; - default: - while (buf < buf_end) { - - if (*buf == HC_HEADER2 || - (*buf & HALCYON_HEADER1MASK) == HALCYON_HEADER1 || - (*buf & VIA_VIDEOMASK) == VIA_VIDEO_HEADER5 || - (*buf & VIA_VIDEOMASK) == VIA_VIDEO_HEADER6) - break; - - via_write(dev_priv, HC_REG_TRANS_SPACE + HC_REG_BASE + - (burst & 63), *buf++); - burst += 4; - } - } - *buffer = buf; - return state_command; -} - -static __inline__ int verify_mmio_address(uint32_t address) -{ - if ((address > 0x3FF) && (address < 0xC00)) { - DRM_ERROR("Invalid VIDEO DMA command. " - "Attempt to access 3D- or command burst area.\n"); - return 1; - } else if ((address > 0xCFF) && (address < 0x1300)) { - DRM_ERROR("Invalid VIDEO DMA command. " - "Attempt to access PCI DMA area.\n"); - return 1; - } else if (address > 0x13FF) { - DRM_ERROR("Invalid VIDEO DMA command. " - "Attempt to access VGA registers.\n"); - return 1; - } - return 0; -} - -static __inline__ int -verify_video_tail(uint32_t const **buffer, const uint32_t * buf_end, - uint32_t dwords) -{ - const uint32_t *buf = *buffer; - - if (buf_end - buf < dwords) { - DRM_ERROR("Illegal termination of video command.\n"); - return 1; - } - while (dwords--) { - if (*buf++) { - DRM_ERROR("Illegal video command tail.\n"); - return 1; - } - } - *buffer = buf; - return 0; -} - -static __inline__ verifier_state_t -via_check_header1(uint32_t const **buffer, const uint32_t * buf_end) -{ - uint32_t cmd; - const uint32_t *buf = *buffer; - verifier_state_t ret = state_command; - - while (buf < buf_end) { - cmd = *buf; - if ((cmd > ((0x3FF >> 2) | HALCYON_HEADER1)) && - (cmd < ((0xC00 >> 2) | HALCYON_HEADER1))) { - if ((cmd & HALCYON_HEADER1MASK) != HALCYON_HEADER1) - break; - DRM_ERROR("Invalid HALCYON_HEADER1 command. " - "Attempt to access 3D- or command burst area.\n"); - ret = state_error; - break; - } else if (cmd > ((0xCFF >> 2) | HALCYON_HEADER1)) { - if ((cmd & HALCYON_HEADER1MASK) != HALCYON_HEADER1) - break; - DRM_ERROR("Invalid HALCYON_HEADER1 command. " - "Attempt to access VGA registers.\n"); - ret = state_error; - break; - } else { - buf += 2; - } - } - *buffer = buf; - return ret; -} - -static __inline__ verifier_state_t -via_parse_header1(drm_via_private_t *dev_priv, uint32_t const **buffer, - const uint32_t *buf_end) -{ - register uint32_t cmd; - const uint32_t *buf = *buffer; - - while (buf < buf_end) { - cmd = *buf; - if ((cmd & HALCYON_HEADER1MASK) != HALCYON_HEADER1) - break; - via_write(dev_priv, (cmd & ~HALCYON_HEADER1MASK) << 2, *++buf); - buf++; - } - *buffer = buf; - return state_command; -} - -static __inline__ verifier_state_t -via_check_vheader5(uint32_t const **buffer, const uint32_t *buf_end) -{ - uint32_t data; - const uint32_t *buf = *buffer; - - if (buf_end - buf < 4) { - DRM_ERROR("Illegal termination of video header5 command\n"); - return state_error; - } - - data = *buf++ & ~VIA_VIDEOMASK; - if (verify_mmio_address(data)) - return state_error; - - data = *buf++; - if (*buf++ != 0x00F50000) { - DRM_ERROR("Illegal header5 header data\n"); - return state_error; - } - if (*buf++ != 0x00000000) { - DRM_ERROR("Illegal header5 header data\n"); - return state_error; - } - if (eat_words(&buf, buf_end, data)) - return state_error; - if ((data & 3) && verify_video_tail(&buf, buf_end, 4 - (data & 3))) - return state_error; - *buffer = buf; - return state_command; - -} - -static __inline__ verifier_state_t -via_parse_vheader5(drm_via_private_t *dev_priv, uint32_t const **buffer, - const uint32_t *buf_end) -{ - uint32_t addr, count, i; - const uint32_t *buf = *buffer; - - addr = *buf++ & ~VIA_VIDEOMASK; - i = count = *buf; - buf += 3; - while (i--) - via_write(dev_priv, addr, *buf++); - if (count & 3) - buf += 4 - (count & 3); - *buffer = buf; - return state_command; -} - -static __inline__ verifier_state_t -via_check_vheader6(uint32_t const **buffer, const uint32_t * buf_end) -{ - uint32_t data; - const uint32_t *buf = *buffer; - uint32_t i; - - if (buf_end - buf < 4) { - DRM_ERROR("Illegal termination of video header6 command\n"); - return state_error; - } - buf++; - data = *buf++; - if (*buf++ != 0x00F60000) { - DRM_ERROR("Illegal header6 header data\n"); - return state_error; - } - if (*buf++ != 0x00000000) { - DRM_ERROR("Illegal header6 header data\n"); - return state_error; - } - if ((buf_end - buf) < (data << 1)) { - DRM_ERROR("Illegal termination of video header6 command\n"); - return state_error; - } - for (i = 0; i < data; ++i) { - if (verify_mmio_address(*buf++)) - return state_error; - buf++; - } - data <<= 1; - if ((data & 3) && verify_video_tail(&buf, buf_end, 4 - (data & 3))) - return state_error; - *buffer = buf; - return state_command; -} - -static __inline__ verifier_state_t -via_parse_vheader6(drm_via_private_t *dev_priv, uint32_t const **buffer, - const uint32_t *buf_end) -{ - - uint32_t addr, count, i; - const uint32_t *buf = *buffer; - - i = count = *++buf; - buf += 3; - while (i--) { - addr = *buf++; - via_write(dev_priv, addr, *buf++); - } - count <<= 1; - if (count & 3) - buf += 4 - (count & 3); - *buffer = buf; - return state_command; -} - -int -via_verify_command_stream(const uint32_t * buf, unsigned int size, - struct drm_device * dev, int agp) -{ - - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; - drm_via_state_t *hc_state = &dev_priv->hc_state; - drm_via_state_t saved_state = *hc_state; - uint32_t cmd; - const uint32_t *buf_end = buf + (size >> 2); - verifier_state_t state = state_command; - int cme_video; - int supported_3d; - - cme_video = (dev_priv->chipset == VIA_PRO_GROUP_A || - dev_priv->chipset == VIA_DX9_0); - - supported_3d = dev_priv->chipset != VIA_DX9_0; - - hc_state->dev = dev; - hc_state->unfinished = no_sequence; - hc_state->map_cache = NULL; - hc_state->agp = agp; - hc_state->buf_start = buf; - dev_priv->num_fire_offsets = 0; - - while (buf < buf_end) { - - switch (state) { - case state_header2: - state = via_check_header2(&buf, buf_end, hc_state); - break; - case state_header1: - state = via_check_header1(&buf, buf_end); - break; - case state_vheader5: - state = via_check_vheader5(&buf, buf_end); - break; - case state_vheader6: - state = via_check_vheader6(&buf, buf_end); - break; - case state_command: - cmd = *buf; - if ((cmd == HALCYON_HEADER2) && supported_3d) - state = state_header2; - else if ((cmd & HALCYON_HEADER1MASK) == HALCYON_HEADER1) - state = state_header1; - else if (cme_video - && (cmd & VIA_VIDEOMASK) == VIA_VIDEO_HEADER5) - state = state_vheader5; - else if (cme_video - && (cmd & VIA_VIDEOMASK) == VIA_VIDEO_HEADER6) - state = state_vheader6; - else if ((cmd == HALCYON_HEADER2) && !supported_3d) { - DRM_ERROR("Accelerated 3D is not supported on this chipset yet.\n"); - state = state_error; - } else { - DRM_ERROR - ("Invalid / Unimplemented DMA HEADER command. 0x%x\n", - cmd); - state = state_error; - } - break; - case state_error: - default: - *hc_state = saved_state; - return -EINVAL; - } - } - if (state == state_error) { - *hc_state = saved_state; - return -EINVAL; - } - return 0; -} - -int -via_parse_command_stream(struct drm_device *dev, const uint32_t *buf, - unsigned int size) -{ - - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; - uint32_t cmd; - const uint32_t *buf_end = buf + (size >> 2); - verifier_state_t state = state_command; - int fire_count = 0; - - while (buf < buf_end) { - - switch (state) { - case state_header2: - state = - via_parse_header2(dev_priv, &buf, buf_end, - &fire_count); - break; - case state_header1: - state = via_parse_header1(dev_priv, &buf, buf_end); - break; - case state_vheader5: - state = via_parse_vheader5(dev_priv, &buf, buf_end); - break; - case state_vheader6: - state = via_parse_vheader6(dev_priv, &buf, buf_end); - break; - case state_command: - cmd = *buf; - if (cmd == HALCYON_HEADER2) - state = state_header2; - else if ((cmd & HALCYON_HEADER1MASK) == HALCYON_HEADER1) - state = state_header1; - else if ((cmd & VIA_VIDEOMASK) == VIA_VIDEO_HEADER5) - state = state_vheader5; - else if ((cmd & VIA_VIDEOMASK) == VIA_VIDEO_HEADER6) - state = state_vheader6; - else { - DRM_ERROR - ("Invalid / Unimplemented DMA HEADER command. 0x%x\n", - cmd); - state = state_error; - } - break; - case state_error: - default: - return -EINVAL; - } - } - if (state == state_error) - return -EINVAL; - return 0; -} - -static void -setup_hazard_table(hz_init_t init_table[], hazard_t table[], int size) -{ - int i; - - for (i = 0; i < 256; ++i) - table[i] = forbidden_command; - - for (i = 0; i < size; ++i) - table[init_table[i].code] = init_table[i].hz; -} - -void via_init_command_verifier(void) -{ - setup_hazard_table(init_table1, table1, ARRAY_SIZE(init_table1)); - setup_hazard_table(init_table2, table2, ARRAY_SIZE(init_table2)); - setup_hazard_table(init_table3, table3, ARRAY_SIZE(init_table3)); -} diff --git a/drivers/gpu/drm/via/via_verifier.h b/drivers/gpu/drm/via/via_verifier.h deleted file mode 100644 index 26b6d361ab95..000000000000 --- a/drivers/gpu/drm/via/via_verifier.h +++ /dev/null @@ -1,62 +0,0 @@ -/* - * Copyright 2004 The Unichrome Project. All Rights Reserved. - * - * Permission is hereby granted, free of charge, to any person obtaining a - * copy of this software and associated documentation files (the "Software"), - * to deal in the Software without restriction, including without limitation - * the rights to use, copy, modify, merge, publish, distribute, sub license, - * and/or sell copies of the Software, and to permit persons to whom the - * Software is furnished to do so, subject to the following conditions: - * - * The above copyright notice and this permission notice (including the - * next paragraph) shall be included in all copies or substantial portions - * of the Software. - * - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL - * THE UNICHROME PROJECT, AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER - * DEALINGS IN THE SOFTWARE. - * - * Author: Thomas Hellström 2004. - */ - -#ifndef _VIA_VERIFIER_H_ -#define _VIA_VERIFIER_H_ - -typedef enum { - no_sequence = 0, - z_address, - dest_address, - tex_address -} drm_via_sequence_t; - -typedef struct { - unsigned texture; - uint32_t z_addr; - uint32_t d_addr; - uint32_t t_addr[2][10]; - uint32_t pitch[2][10]; - uint32_t height[2][10]; - uint32_t tex_level_lo[2]; - uint32_t tex_level_hi[2]; - uint32_t tex_palette_size[2]; - uint32_t tex_npot[2]; - drm_via_sequence_t unfinished; - int agp_texture; - int multitex; - struct drm_device *dev; - drm_local_map_t *map_cache; - uint32_t vertex_count; - int agp; - const uint32_t *buf_start; -} drm_via_state_t; - -extern int via_verify_command_stream(const uint32_t *buf, unsigned int size, - struct drm_device *dev, int agp); -extern int via_parse_command_stream(struct drm_device *dev, const uint32_t *buf, - unsigned int size); - -#endif diff --git a/drivers/gpu/drm/via/via_video.c b/drivers/gpu/drm/via/via_video.c deleted file mode 100644 index 53b1f58f99b4..000000000000 --- a/drivers/gpu/drm/via/via_video.c +++ /dev/null @@ -1,94 +0,0 @@ -/* - * Copyright 2005 Thomas Hellstrom. All Rights Reserved. - * - * Permission is hereby granted, free of charge, to any person obtaining a - * copy of this software and associated documentation files (the "Software"), - * to deal in the Software without restriction, including without limitation - * the rights to use, copy, modify, merge, publish, distribute, sub license, - * and/or sell copies of the Software, and to permit persons to whom the - * Software is furnished to do so, subject to the following conditions: - * - * The above copyright notice and this permission notice (including the - * next paragraph) shall be included in all copies or substantial portions - * of the Software. - * - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL - * THE AUTHOR(S), AND/OR THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER - * DEALINGS IN THE SOFTWARE. - * - * Author: Thomas Hellstrom 2005. - * - * Video and XvMC related functions. - */ - -#include <drm/drm_device.h> -#include <drm/via_drm.h> - -#include "via_drv.h" - -void via_init_futex(drm_via_private_t *dev_priv) -{ - unsigned int i; - - DRM_DEBUG("\n"); - - for (i = 0; i < VIA_NR_XVMC_LOCKS; ++i) { - init_waitqueue_head(&(dev_priv->decoder_queue[i])); - XVMCLOCKPTR(dev_priv->sarea_priv, i)->lock = 0; - } -} - -void via_cleanup_futex(drm_via_private_t *dev_priv) -{ -} - -void via_release_futex(drm_via_private_t *dev_priv, int context) -{ - unsigned int i; - volatile int *lock; - - if (!dev_priv->sarea_priv) - return; - - for (i = 0; i < VIA_NR_XVMC_LOCKS; ++i) { - lock = (volatile int *)XVMCLOCKPTR(dev_priv->sarea_priv, i); - if ((_DRM_LOCKING_CONTEXT(*lock) == context)) { - if (_DRM_LOCK_IS_HELD(*lock) - && (*lock & _DRM_LOCK_CONT)) { - wake_up(&(dev_priv->decoder_queue[i])); - } - *lock = 0; - } - } -} - -int via_decoder_futex(struct drm_device *dev, void *data, struct drm_file *file_priv) -{ - drm_via_futex_t *fx = data; - volatile int *lock; - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; - drm_via_sarea_t *sAPriv = dev_priv->sarea_priv; - int ret = 0; - - DRM_DEBUG("\n"); - - if (fx->lock >= VIA_NR_XVMC_LOCKS) - return -EFAULT; - - lock = (volatile int *)XVMCLOCKPTR(sAPriv, fx->lock); - - switch (fx->func) { - case VIA_FUTEX_WAIT: - VIA_WAIT_ON(ret, dev_priv->decoder_queue[fx->lock], - (fx->ms / 10) * (HZ / 100), *lock != fx->val); - return ret; - case VIA_FUTEX_WAKE: - wake_up(&(dev_priv->decoder_queue[fx->lock])); - return 0; - } - return 0; -} -- 2.35.1 ^ permalink raw reply related [flat|nested] 5+ messages in thread
* Re: [PATCH 1/1] drm/via: Delete VIA DRM code 2022-06-26 2:56 ` [PATCH 1/1] drm/via: Delete VIA DRM code Kevin Brace @ 2022-06-26 16:17 ` Peter Robinson 2022-06-27 14:12 ` Kevin Brace 0 siblings, 1 reply; 5+ messages in thread From: Peter Robinson @ 2022-06-26 16:17 UTC (permalink / raw) To: Kevin Brace; +Cc: Kevin Brace, dri-devel ? There should be some description for the deletion. Also shouldn't the DRM_VIA entry be removed from drivers/gpu/drm/Kconfig? > From: Kevin Brace <kevinbrace@bracecomputerlab.com> > > Signed-off-by: Kevin Brace <kevinbrace@bracecomputerlab.com> > --- > drivers/gpu/drm/Makefile | 1 - > drivers/gpu/drm/via/Makefile | 8 - > drivers/gpu/drm/via/via_3d_reg.h | 1650 ---------------------------- > drivers/gpu/drm/via/via_dma.c | 744 ------------- > drivers/gpu/drm/via/via_dmablit.c | 807 -------------- > drivers/gpu/drm/via/via_dmablit.h | 140 --- > drivers/gpu/drm/via/via_drv.c | 124 --- > drivers/gpu/drm/via/via_drv.h | 229 ---- > drivers/gpu/drm/via/via_irq.c | 388 ------- > drivers/gpu/drm/via/via_map.c | 132 --- > drivers/gpu/drm/via/via_mm.c | 241 ---- > drivers/gpu/drm/via/via_verifier.c | 1110 ------------------- > drivers/gpu/drm/via/via_verifier.h | 62 -- > drivers/gpu/drm/via/via_video.c | 94 -- > 14 files changed, 5730 deletions(-) > delete mode 100644 drivers/gpu/drm/via/Makefile > delete mode 100644 drivers/gpu/drm/via/via_3d_reg.h > delete mode 100644 drivers/gpu/drm/via/via_dma.c > delete mode 100644 drivers/gpu/drm/via/via_dmablit.c > delete mode 100644 drivers/gpu/drm/via/via_dmablit.h > delete mode 100644 drivers/gpu/drm/via/via_drv.c > delete mode 100644 drivers/gpu/drm/via/via_drv.h > delete mode 100644 drivers/gpu/drm/via/via_irq.c > delete mode 100644 drivers/gpu/drm/via/via_map.c > delete mode 100644 drivers/gpu/drm/via/via_mm.c > delete mode 100644 drivers/gpu/drm/via/via_verifier.c > delete mode 100644 drivers/gpu/drm/via/via_verifier.h > delete mode 100644 drivers/gpu/drm/via/via_video.c > > diff --git a/drivers/gpu/drm/Makefile b/drivers/gpu/drm/Makefile > index 15fe3163f822..e6d0daca9bc2 100644 > --- a/drivers/gpu/drm/Makefile > +++ b/drivers/gpu/drm/Makefile > @@ -97,7 +97,6 @@ obj-$(CONFIG_DRM_VC4) += vc4/ > obj-$(CONFIG_DRM_SIS) += sis/ > obj-$(CONFIG_DRM_SAVAGE)+= savage/ > obj-$(CONFIG_DRM_VMWGFX)+= vmwgfx/ > -obj-$(CONFIG_DRM_VIA) +=via/ > obj-$(CONFIG_DRM_VGEM) += vgem/ > obj-$(CONFIG_DRM_VKMS) += vkms/ > obj-$(CONFIG_DRM_NOUVEAU) +=nouveau/ > diff --git a/drivers/gpu/drm/via/Makefile b/drivers/gpu/drm/via/Makefile > deleted file mode 100644 > index 84db4eee7828..000000000000 > --- a/drivers/gpu/drm/via/Makefile > +++ /dev/null > @@ -1,8 +0,0 @@ > -# SPDX-License-Identifier: GPL-2.0-only > -# > -# Makefile for the drm device driver. This driver provides support for the > -# Direct Rendering Infrastructure (DRI) in XFree86 4.1.0 and higher. > - > -via-y := via_irq.o via_drv.o via_map.o via_mm.o via_dma.o via_verifier.o via_video.o via_dmablit.o > - > -obj-$(CONFIG_DRM_VIA) +=via.o > diff --git a/drivers/gpu/drm/via/via_3d_reg.h b/drivers/gpu/drm/via/via_3d_reg.h > deleted file mode 100644 > index 462375d543b9..000000000000 > --- a/drivers/gpu/drm/via/via_3d_reg.h > +++ /dev/null > @@ -1,1650 +0,0 @@ > -/* > - * Copyright 1998-2003 VIA Technologies, Inc. All Rights Reserved. > - * Copyright 2001-2003 S3 Graphics, Inc. All Rights Reserved. > - * > - * Permission is hereby granted, free of charge, to any person obtaining a > - * copy of this software and associated documentation files (the "Software"), > - * to deal in the Software without restriction, including without limitation > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > - * and/or sell copies of the Software, and to permit persons to whom the > - * Software is furnished to do so, subject to the following conditions: > - * > - * The above copyright notice and this permission notice (including the > - * next paragraph) shall be included in all copies or substantial portions > - * of the Software. > - * > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > - * VIA, S3 GRAPHICS, AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR > - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, > - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER > - * DEALINGS IN THE SOFTWARE. > - */ > - > -#ifndef VIA_3D_REG_H > -#define VIA_3D_REG_H > -#define HC_REG_BASE 0x0400 > - > -#define HC_REG_TRANS_SPACE 0x0040 > - > -#define HC_ParaN_MASK 0xffffffff > -#define HC_Para_MASK 0x00ffffff > -#define HC_SubA_MASK 0xff000000 > -#define HC_SubA_SHIFT 24 > -/* Transmission Setting > - */ > -#define HC_REG_TRANS_SET 0x003c > -#define HC_ParaSubType_MASK 0xff000000 > -#define HC_ParaType_MASK 0x00ff0000 > -#define HC_ParaOS_MASK 0x0000ff00 > -#define HC_ParaAdr_MASK 0x000000ff > -#define HC_ParaSubType_SHIFT 24 > -#define HC_ParaType_SHIFT 16 > -#define HC_ParaOS_SHIFT 8 > -#define HC_ParaAdr_SHIFT 0 > - > -#define HC_ParaType_CmdVdata 0x0000 > -#define HC_ParaType_NotTex 0x0001 > -#define HC_ParaType_Tex 0x0002 > -#define HC_ParaType_Palette 0x0003 > -#define HC_ParaType_PreCR 0x0010 > -#define HC_ParaType_Auto 0x00fe > - > -/* Transmission Space > - */ > -#define HC_REG_Hpara0 0x0040 > -#define HC_REG_HpataAF 0x02fc > - > -/* Read > - */ > -#define HC_REG_HREngSt 0x0000 > -#define HC_REG_HRFIFOempty 0x0004 > -#define HC_REG_HRFIFOfull 0x0008 > -#define HC_REG_HRErr 0x000c > -#define HC_REG_FIFOstatus 0x0010 > -/* HC_REG_HREngSt 0x0000 > - */ > -#define HC_HDASZC_MASK 0x00010000 > -#define HC_HSGEMI_MASK 0x0000f000 > -#define HC_HLGEMISt_MASK 0x00000f00 > -#define HC_HCRSt_MASK 0x00000080 > -#define HC_HSE0St_MASK 0x00000040 > -#define HC_HSE1St_MASK 0x00000020 > -#define HC_HPESt_MASK 0x00000010 > -#define HC_HXESt_MASK 0x00000008 > -#define HC_HBESt_MASK 0x00000004 > -#define HC_HE2St_MASK 0x00000002 > -#define HC_HE3St_MASK 0x00000001 > -/* HC_REG_HRFIFOempty 0x0004 > - */ > -#define HC_HRZDempty_MASK 0x00000010 > -#define HC_HRTXAempty_MASK 0x00000008 > -#define HC_HRTXDempty_MASK 0x00000004 > -#define HC_HWZDempty_MASK 0x00000002 > -#define HC_HWCDempty_MASK 0x00000001 > -/* HC_REG_HRFIFOfull 0x0008 > - */ > -#define HC_HRZDfull_MASK 0x00000010 > -#define HC_HRTXAfull_MASK 0x00000008 > -#define HC_HRTXDfull_MASK 0x00000004 > -#define HC_HWZDfull_MASK 0x00000002 > -#define HC_HWCDfull_MASK 0x00000001 > -/* HC_REG_HRErr 0x000c > - */ > -#define HC_HAGPCMErr_MASK 0x80000000 > -#define HC_HAGPCMErrC_MASK 0x70000000 > -/* HC_REG_FIFOstatus 0x0010 > - */ > -#define HC_HRFIFOATall_MASK 0x80000000 > -#define HC_HRFIFOATbusy_MASK 0x40000000 > -#define HC_HRATFGMDo_MASK 0x00000100 > -#define HC_HRATFGMDi_MASK 0x00000080 > -#define HC_HRATFRZD_MASK 0x00000040 > -#define HC_HRATFRTXA_MASK 0x00000020 > -#define HC_HRATFRTXD_MASK 0x00000010 > -#define HC_HRATFWZD_MASK 0x00000008 > -#define HC_HRATFWCD_MASK 0x00000004 > -#define HC_HRATTXTAG_MASK 0x00000002 > -#define HC_HRATTXCH_MASK 0x00000001 > - > -/* AGP Command Setting > - */ > -#define HC_SubA_HAGPBstL 0x0060 > -#define HC_SubA_HAGPBendL 0x0061 > -#define HC_SubA_HAGPCMNT 0x0062 > -#define HC_SubA_HAGPBpL 0x0063 > -#define HC_SubA_HAGPBpH 0x0064 > -/* HC_SubA_HAGPCMNT 0x0062 > - */ > -#define HC_HAGPCMNT_MASK 0x00800000 > -#define HC_HCmdErrClr_MASK 0x00400000 > -#define HC_HAGPBendH_MASK 0x0000ff00 > -#define HC_HAGPBstH_MASK 0x000000ff > -#define HC_HAGPBendH_SHIFT 8 > -#define HC_HAGPBstH_SHIFT 0 > -/* HC_SubA_HAGPBpL 0x0063 > - */ > -#define HC_HAGPBpL_MASK 0x00fffffc > -#define HC_HAGPBpID_MASK 0x00000003 > -#define HC_HAGPBpID_PAUSE 0x00000000 > -#define HC_HAGPBpID_JUMP 0x00000001 > -#define HC_HAGPBpID_STOP 0x00000002 > -/* HC_SubA_HAGPBpH 0x0064 > - */ > -#define HC_HAGPBpH_MASK 0x00ffffff > - > -/* Miscellaneous Settings > - */ > -#define HC_SubA_HClipTB 0x0070 > -#define HC_SubA_HClipLR 0x0071 > -#define HC_SubA_HFPClipTL 0x0072 > -#define HC_SubA_HFPClipBL 0x0073 > -#define HC_SubA_HFPClipLL 0x0074 > -#define HC_SubA_HFPClipRL 0x0075 > -#define HC_SubA_HFPClipTBH 0x0076 > -#define HC_SubA_HFPClipLRH 0x0077 > -#define HC_SubA_HLP 0x0078 > -#define HC_SubA_HLPRF 0x0079 > -#define HC_SubA_HSolidCL 0x007a > -#define HC_SubA_HPixGC 0x007b > -#define HC_SubA_HSPXYOS 0x007c > -#define HC_SubA_HVertexCNT 0x007d > - > -#define HC_HClipT_MASK 0x00fff000 > -#define HC_HClipT_SHIFT 12 > -#define HC_HClipB_MASK 0x00000fff > -#define HC_HClipB_SHIFT 0 > -#define HC_HClipL_MASK 0x00fff000 > -#define HC_HClipL_SHIFT 12 > -#define HC_HClipR_MASK 0x00000fff > -#define HC_HClipR_SHIFT 0 > -#define HC_HFPClipBH_MASK 0x0000ff00 > -#define HC_HFPClipBH_SHIFT 8 > -#define HC_HFPClipTH_MASK 0x000000ff > -#define HC_HFPClipTH_SHIFT 0 > -#define HC_HFPClipRH_MASK 0x0000ff00 > -#define HC_HFPClipRH_SHIFT 8 > -#define HC_HFPClipLH_MASK 0x000000ff > -#define HC_HFPClipLH_SHIFT 0 > -#define HC_HSolidCH_MASK 0x000000ff > -#define HC_HPixGC_MASK 0x00800000 > -#define HC_HSPXOS_MASK 0x00fff000 > -#define HC_HSPXOS_SHIFT 12 > -#define HC_HSPYOS_MASK 0x00000fff > - > -/* Command > - * Command A > - */ > -#define HC_HCmdHeader_MASK 0xfe000000 /*0xffe00000 */ > -#define HC_HE3Fire_MASK 0x00100000 > -#define HC_HPMType_MASK 0x000f0000 > -#define HC_HEFlag_MASK 0x0000e000 > -#define HC_HShading_MASK 0x00001c00 > -#define HC_HPMValidN_MASK 0x00000200 > -#define HC_HPLEND_MASK 0x00000100 > -#define HC_HVCycle_MASK 0x000000ff > -#define HC_HVCycle_Style_MASK 0x000000c0 > -#define HC_HVCycle_ChgA_MASK 0x00000030 > -#define HC_HVCycle_ChgB_MASK 0x0000000c > -#define HC_HVCycle_ChgC_MASK 0x00000003 > -#define HC_HPMType_Point 0x00000000 > -#define HC_HPMType_Line 0x00010000 > -#define HC_HPMType_Tri 0x00020000 > -#define HC_HPMType_TriWF 0x00040000 > -#define HC_HEFlag_NoAA 0x00000000 > -#define HC_HEFlag_ab 0x00008000 > -#define HC_HEFlag_bc 0x00004000 > -#define HC_HEFlag_ca 0x00002000 > -#define HC_HShading_Solid 0x00000000 > -#define HC_HShading_FlatA 0x00000400 > -#define HC_HShading_FlatB 0x00000800 > -#define HC_HShading_FlatC 0x00000c00 > -#define HC_HShading_Gouraud 0x00001000 > -#define HC_HVCycle_Full 0x00000000 > -#define HC_HVCycle_AFP 0x00000040 > -#define HC_HVCycle_One 0x000000c0 > -#define HC_HVCycle_NewA 0x00000000 > -#define HC_HVCycle_AA 0x00000010 > -#define HC_HVCycle_AB 0x00000020 > -#define HC_HVCycle_AC 0x00000030 > -#define HC_HVCycle_NewB 0x00000000 > -#define HC_HVCycle_BA 0x00000004 > -#define HC_HVCycle_BB 0x00000008 > -#define HC_HVCycle_BC 0x0000000c > -#define HC_HVCycle_NewC 0x00000000 > -#define HC_HVCycle_CA 0x00000001 > -#define HC_HVCycle_CB 0x00000002 > -#define HC_HVCycle_CC 0x00000003 > - > -/* Command B > - */ > -#define HC_HLPrst_MASK 0x00010000 > -#define HC_HLLastP_MASK 0x00008000 > -#define HC_HVPMSK_MASK 0x00007f80 > -#define HC_HBFace_MASK 0x00000040 > -#define HC_H2nd1VT_MASK 0x0000003f > -#define HC_HVPMSK_X 0x00004000 > -#define HC_HVPMSK_Y 0x00002000 > -#define HC_HVPMSK_Z 0x00001000 > -#define HC_HVPMSK_W 0x00000800 > -#define HC_HVPMSK_Cd 0x00000400 > -#define HC_HVPMSK_Cs 0x00000200 > -#define HC_HVPMSK_S 0x00000100 > -#define HC_HVPMSK_T 0x00000080 > - > -/* Enable Setting > - */ > -#define HC_SubA_HEnable 0x0000 > -#define HC_HenTXEnvMap_MASK 0x00200000 > -#define HC_HenVertexCNT_MASK 0x00100000 > -#define HC_HenCPUDAZ_MASK 0x00080000 > -#define HC_HenDASZWC_MASK 0x00040000 > -#define HC_HenFBCull_MASK 0x00020000 > -#define HC_HenCW_MASK 0x00010000 > -#define HC_HenAA_MASK 0x00008000 > -#define HC_HenST_MASK 0x00004000 > -#define HC_HenZT_MASK 0x00002000 > -#define HC_HenZW_MASK 0x00001000 > -#define HC_HenAT_MASK 0x00000800 > -#define HC_HenAW_MASK 0x00000400 > -#define HC_HenSP_MASK 0x00000200 > -#define HC_HenLP_MASK 0x00000100 > -#define HC_HenTXCH_MASK 0x00000080 > -#define HC_HenTXMP_MASK 0x00000040 > -#define HC_HenTXPP_MASK 0x00000020 > -#define HC_HenTXTR_MASK 0x00000010 > -#define HC_HenCS_MASK 0x00000008 > -#define HC_HenFOG_MASK 0x00000004 > -#define HC_HenABL_MASK 0x00000002 > -#define HC_HenDT_MASK 0x00000001 > - > -/* Z Setting > - */ > -#define HC_SubA_HZWBBasL 0x0010 > -#define HC_SubA_HZWBBasH 0x0011 > -#define HC_SubA_HZWBType 0x0012 > -#define HC_SubA_HZBiasL 0x0013 > -#define HC_SubA_HZWBend 0x0014 > -#define HC_SubA_HZWTMD 0x0015 > -#define HC_SubA_HZWCDL 0x0016 > -#define HC_SubA_HZWCTAGnum 0x0017 > -#define HC_SubA_HZCYNum 0x0018 > -#define HC_SubA_HZWCFire 0x0019 > -/* HC_SubA_HZWBType > - */ > -#define HC_HZWBType_MASK 0x00800000 > -#define HC_HZBiasedWB_MASK 0x00400000 > -#define HC_HZONEasFF_MASK 0x00200000 > -#define HC_HZOONEasFF_MASK 0x00100000 > -#define HC_HZWBFM_MASK 0x00030000 > -#define HC_HZWBLoc_MASK 0x0000c000 > -#define HC_HZWBPit_MASK 0x00003fff > -#define HC_HZWBFM_16 0x00000000 > -#define HC_HZWBFM_32 0x00020000 > -#define HC_HZWBFM_24 0x00030000 > -#define HC_HZWBLoc_Local 0x00000000 > -#define HC_HZWBLoc_SyS 0x00004000 > -/* HC_SubA_HZWBend > - */ > -#define HC_HZWBend_MASK 0x00ffe000 > -#define HC_HZBiasH_MASK 0x000000ff > -#define HC_HZWBend_SHIFT 10 > -/* HC_SubA_HZWTMD > - */ > -#define HC_HZWTMD_MASK 0x00070000 > -#define HC_HEBEBias_MASK 0x00007f00 > -#define HC_HZNF_MASK 0x000000ff > -#define HC_HZWTMD_NeverPass 0x00000000 > -#define HC_HZWTMD_LT 0x00010000 > -#define HC_HZWTMD_EQ 0x00020000 > -#define HC_HZWTMD_LE 0x00030000 > -#define HC_HZWTMD_GT 0x00040000 > -#define HC_HZWTMD_NE 0x00050000 > -#define HC_HZWTMD_GE 0x00060000 > -#define HC_HZWTMD_AllPass 0x00070000 > -#define HC_HEBEBias_SHIFT 8 > -/* HC_SubA_HZWCDL 0x0016 > - */ > -#define HC_HZWCDL_MASK 0x00ffffff > -/* HC_SubA_HZWCTAGnum 0x0017 > - */ > -#define HC_HZWCTAGnum_MASK 0x00ff0000 > -#define HC_HZWCTAGnum_SHIFT 16 > -#define HC_HZWCDH_MASK 0x000000ff > -#define HC_HZWCDH_SHIFT 0 > -/* HC_SubA_HZCYNum 0x0018 > - */ > -#define HC_HZCYNum_MASK 0x00030000 > -#define HC_HZCYNum_SHIFT 16 > -#define HC_HZWCQWnum_MASK 0x00003fff > -#define HC_HZWCQWnum_SHIFT 0 > -/* HC_SubA_HZWCFire 0x0019 > - */ > -#define HC_ZWCFire_MASK 0x00010000 > -#define HC_HZWCQWnumLast_MASK 0x00003fff > -#define HC_HZWCQWnumLast_SHIFT 0 > - > -/* Stencil Setting > - */ > -#define HC_SubA_HSTREF 0x0023 > -#define HC_SubA_HSTMD 0x0024 > -/* HC_SubA_HSBFM > - */ > -#define HC_HSBFM_MASK 0x00030000 > -#define HC_HSBLoc_MASK 0x0000c000 > -#define HC_HSBPit_MASK 0x00003fff > -/* HC_SubA_HSTREF > - */ > -#define HC_HSTREF_MASK 0x00ff0000 > -#define HC_HSTOPMSK_MASK 0x0000ff00 > -#define HC_HSTBMSK_MASK 0x000000ff > -#define HC_HSTREF_SHIFT 16 > -#define HC_HSTOPMSK_SHIFT 8 > -/* HC_SubA_HSTMD > - */ > -#define HC_HSTMD_MASK 0x00070000 > -#define HC_HSTOPSF_MASK 0x000001c0 > -#define HC_HSTOPSPZF_MASK 0x00000038 > -#define HC_HSTOPSPZP_MASK 0x00000007 > -#define HC_HSTMD_NeverPass 0x00000000 > -#define HC_HSTMD_LT 0x00010000 > -#define HC_HSTMD_EQ 0x00020000 > -#define HC_HSTMD_LE 0x00030000 > -#define HC_HSTMD_GT 0x00040000 > -#define HC_HSTMD_NE 0x00050000 > -#define HC_HSTMD_GE 0x00060000 > -#define HC_HSTMD_AllPass 0x00070000 > -#define HC_HSTOPSF_KEEP 0x00000000 > -#define HC_HSTOPSF_ZERO 0x00000040 > -#define HC_HSTOPSF_REPLACE 0x00000080 > -#define HC_HSTOPSF_INCRSAT 0x000000c0 > -#define HC_HSTOPSF_DECRSAT 0x00000100 > -#define HC_HSTOPSF_INVERT 0x00000140 > -#define HC_HSTOPSF_INCR 0x00000180 > -#define HC_HSTOPSF_DECR 0x000001c0 > -#define HC_HSTOPSPZF_KEEP 0x00000000 > -#define HC_HSTOPSPZF_ZERO 0x00000008 > -#define HC_HSTOPSPZF_REPLACE 0x00000010 > -#define HC_HSTOPSPZF_INCRSAT 0x00000018 > -#define HC_HSTOPSPZF_DECRSAT 0x00000020 > -#define HC_HSTOPSPZF_INVERT 0x00000028 > -#define HC_HSTOPSPZF_INCR 0x00000030 > -#define HC_HSTOPSPZF_DECR 0x00000038 > -#define HC_HSTOPSPZP_KEEP 0x00000000 > -#define HC_HSTOPSPZP_ZERO 0x00000001 > -#define HC_HSTOPSPZP_REPLACE 0x00000002 > -#define HC_HSTOPSPZP_INCRSAT 0x00000003 > -#define HC_HSTOPSPZP_DECRSAT 0x00000004 > -#define HC_HSTOPSPZP_INVERT 0x00000005 > -#define HC_HSTOPSPZP_INCR 0x00000006 > -#define HC_HSTOPSPZP_DECR 0x00000007 > - > -/* Alpha Setting > - */ > -#define HC_SubA_HABBasL 0x0030 > -#define HC_SubA_HABBasH 0x0031 > -#define HC_SubA_HABFM 0x0032 > -#define HC_SubA_HATMD 0x0033 > -#define HC_SubA_HABLCsat 0x0034 > -#define HC_SubA_HABLCop 0x0035 > -#define HC_SubA_HABLAsat 0x0036 > -#define HC_SubA_HABLAop 0x0037 > -#define HC_SubA_HABLRCa 0x0038 > -#define HC_SubA_HABLRFCa 0x0039 > -#define HC_SubA_HABLRCbias 0x003a > -#define HC_SubA_HABLRCb 0x003b > -#define HC_SubA_HABLRFCb 0x003c > -#define HC_SubA_HABLRAa 0x003d > -#define HC_SubA_HABLRAb 0x003e > -/* HC_SubA_HABFM > - */ > -#define HC_HABFM_MASK 0x00030000 > -#define HC_HABLoc_MASK 0x0000c000 > -#define HC_HABPit_MASK 0x000007ff > -/* HC_SubA_HATMD > - */ > -#define HC_HATMD_MASK 0x00000700 > -#define HC_HATREF_MASK 0x000000ff > -#define HC_HATMD_NeverPass 0x00000000 > -#define HC_HATMD_LT 0x00000100 > -#define HC_HATMD_EQ 0x00000200 > -#define HC_HATMD_LE 0x00000300 > -#define HC_HATMD_GT 0x00000400 > -#define HC_HATMD_NE 0x00000500 > -#define HC_HATMD_GE 0x00000600 > -#define HC_HATMD_AllPass 0x00000700 > -/* HC_SubA_HABLCsat > - */ > -#define HC_HABLCsat_MASK 0x00010000 > -#define HC_HABLCa_MASK 0x0000fc00 > -#define HC_HABLCa_C_MASK 0x0000c000 > -#define HC_HABLCa_OPC_MASK 0x00003c00 > -#define HC_HABLFCa_MASK 0x000003f0 > -#define HC_HABLFCa_C_MASK 0x00000300 > -#define HC_HABLFCa_OPC_MASK 0x000000f0 > -#define HC_HABLCbias_MASK 0x0000000f > -#define HC_HABLCbias_C_MASK 0x00000008 > -#define HC_HABLCbias_OPC_MASK 0x00000007 > -/*-- Define the input color. > - */ > -#define HC_XC_Csrc 0x00000000 > -#define HC_XC_Cdst 0x00000001 > -#define HC_XC_Asrc 0x00000002 > -#define HC_XC_Adst 0x00000003 > -#define HC_XC_Fog 0x00000004 > -#define HC_XC_HABLRC 0x00000005 > -#define HC_XC_minSrcDst 0x00000006 > -#define HC_XC_maxSrcDst 0x00000007 > -#define HC_XC_mimAsrcInvAdst 0x00000008 > -#define HC_XC_OPC 0x00000000 > -#define HC_XC_InvOPC 0x00000010 > -#define HC_XC_OPCp5 0x00000020 > -/*-- Define the input Alpha > - */ > -#define HC_XA_OPA 0x00000000 > -#define HC_XA_InvOPA 0x00000010 > -#define HC_XA_OPAp5 0x00000020 > -#define HC_XA_0 0x00000000 > -#define HC_XA_Asrc 0x00000001 > -#define HC_XA_Adst 0x00000002 > -#define HC_XA_Fog 0x00000003 > -#define HC_XA_minAsrcFog 0x00000004 > -#define HC_XA_minAsrcAdst 0x00000005 > -#define HC_XA_maxAsrcFog 0x00000006 > -#define HC_XA_maxAsrcAdst 0x00000007 > -#define HC_XA_HABLRA 0x00000008 > -#define HC_XA_minAsrcInvAdst 0x00000008 > -#define HC_XA_HABLFRA 0x00000009 > -/*-- > - */ > -#define HC_HABLCa_OPC (HC_XC_OPC << 10) > -#define HC_HABLCa_InvOPC (HC_XC_InvOPC << 10) > -#define HC_HABLCa_OPCp5 (HC_XC_OPCp5 << 10) > -#define HC_HABLCa_Csrc (HC_XC_Csrc << 10) > -#define HC_HABLCa_Cdst (HC_XC_Cdst << 10) > -#define HC_HABLCa_Asrc (HC_XC_Asrc << 10) > -#define HC_HABLCa_Adst (HC_XC_Adst << 10) > -#define HC_HABLCa_Fog (HC_XC_Fog << 10) > -#define HC_HABLCa_HABLRCa (HC_XC_HABLRC << 10) > -#define HC_HABLCa_minSrcDst (HC_XC_minSrcDst << 10) > -#define HC_HABLCa_maxSrcDst (HC_XC_maxSrcDst << 10) > -#define HC_HABLFCa_OPC (HC_XC_OPC << 4) > -#define HC_HABLFCa_InvOPC (HC_XC_InvOPC << 4) > -#define HC_HABLFCa_OPCp5 (HC_XC_OPCp5 << 4) > -#define HC_HABLFCa_Csrc (HC_XC_Csrc << 4) > -#define HC_HABLFCa_Cdst (HC_XC_Cdst << 4) > -#define HC_HABLFCa_Asrc (HC_XC_Asrc << 4) > -#define HC_HABLFCa_Adst (HC_XC_Adst << 4) > -#define HC_HABLFCa_Fog (HC_XC_Fog << 4) > -#define HC_HABLFCa_HABLRCa (HC_XC_HABLRC << 4) > -#define HC_HABLFCa_minSrcDst (HC_XC_minSrcDst << 4) > -#define HC_HABLFCa_maxSrcDst (HC_XC_maxSrcDst << 4) > -#define HC_HABLFCa_mimAsrcInvAdst (HC_XC_mimAsrcInvAdst << 4) > -#define HC_HABLCbias_HABLRCbias 0x00000000 > -#define HC_HABLCbias_Asrc 0x00000001 > -#define HC_HABLCbias_Adst 0x00000002 > -#define HC_HABLCbias_Fog 0x00000003 > -#define HC_HABLCbias_Cin 0x00000004 > -/* HC_SubA_HABLCop 0x0035 > - */ > -#define HC_HABLdot_MASK 0x00010000 > -#define HC_HABLCop_MASK 0x00004000 > -#define HC_HABLCb_MASK 0x00003f00 > -#define HC_HABLCb_C_MASK 0x00003000 > -#define HC_HABLCb_OPC_MASK 0x00000f00 > -#define HC_HABLFCb_MASK 0x000000fc > -#define HC_HABLFCb_C_MASK 0x000000c0 > -#define HC_HABLFCb_OPC_MASK 0x0000003c > -#define HC_HABLCshift_MASK 0x00000003 > -#define HC_HABLCb_OPC (HC_XC_OPC << 8) > -#define HC_HABLCb_InvOPC (HC_XC_InvOPC << 8) > -#define HC_HABLCb_OPCp5 (HC_XC_OPCp5 << 8) > -#define HC_HABLCb_Csrc (HC_XC_Csrc << 8) > -#define HC_HABLCb_Cdst (HC_XC_Cdst << 8) > -#define HC_HABLCb_Asrc (HC_XC_Asrc << 8) > -#define HC_HABLCb_Adst (HC_XC_Adst << 8) > -#define HC_HABLCb_Fog (HC_XC_Fog << 8) > -#define HC_HABLCb_HABLRCa (HC_XC_HABLRC << 8) > -#define HC_HABLCb_minSrcDst (HC_XC_minSrcDst << 8) > -#define HC_HABLCb_maxSrcDst (HC_XC_maxSrcDst << 8) > -#define HC_HABLFCb_OPC (HC_XC_OPC << 2) > -#define HC_HABLFCb_InvOPC (HC_XC_InvOPC << 2) > -#define HC_HABLFCb_OPCp5 (HC_XC_OPCp5 << 2) > -#define HC_HABLFCb_Csrc (HC_XC_Csrc << 2) > -#define HC_HABLFCb_Cdst (HC_XC_Cdst << 2) > -#define HC_HABLFCb_Asrc (HC_XC_Asrc << 2) > -#define HC_HABLFCb_Adst (HC_XC_Adst << 2) > -#define HC_HABLFCb_Fog (HC_XC_Fog << 2) > -#define HC_HABLFCb_HABLRCb (HC_XC_HABLRC << 2) > -#define HC_HABLFCb_minSrcDst (HC_XC_minSrcDst << 2) > -#define HC_HABLFCb_maxSrcDst (HC_XC_maxSrcDst << 2) > -#define HC_HABLFCb_mimAsrcInvAdst (HC_XC_mimAsrcInvAdst << 2) > -/* HC_SubA_HABLAsat 0x0036 > - */ > -#define HC_HABLAsat_MASK 0x00010000 > -#define HC_HABLAa_MASK 0x0000fc00 > -#define HC_HABLAa_A_MASK 0x0000c000 > -#define HC_HABLAa_OPA_MASK 0x00003c00 > -#define HC_HABLFAa_MASK 0x000003f0 > -#define HC_HABLFAa_A_MASK 0x00000300 > -#define HC_HABLFAa_OPA_MASK 0x000000f0 > -#define HC_HABLAbias_MASK 0x0000000f > -#define HC_HABLAbias_A_MASK 0x00000008 > -#define HC_HABLAbias_OPA_MASK 0x00000007 > -#define HC_HABLAa_OPA (HC_XA_OPA << 10) > -#define HC_HABLAa_InvOPA (HC_XA_InvOPA << 10) > -#define HC_HABLAa_OPAp5 (HC_XA_OPAp5 << 10) > -#define HC_HABLAa_0 (HC_XA_0 << 10) > -#define HC_HABLAa_Asrc (HC_XA_Asrc << 10) > -#define HC_HABLAa_Adst (HC_XA_Adst << 10) > -#define HC_HABLAa_Fog (HC_XA_Fog << 10) > -#define HC_HABLAa_minAsrcFog (HC_XA_minAsrcFog << 10) > -#define HC_HABLAa_minAsrcAdst (HC_XA_minAsrcAdst << 10) > -#define HC_HABLAa_maxAsrcFog (HC_XA_maxAsrcFog << 10) > -#define HC_HABLAa_maxAsrcAdst (HC_XA_maxAsrcAdst << 10) > -#define HC_HABLAa_HABLRA (HC_XA_HABLRA << 10) > -#define HC_HABLFAa_OPA (HC_XA_OPA << 4) > -#define HC_HABLFAa_InvOPA (HC_XA_InvOPA << 4) > -#define HC_HABLFAa_OPAp5 (HC_XA_OPAp5 << 4) > -#define HC_HABLFAa_0 (HC_XA_0 << 4) > -#define HC_HABLFAa_Asrc (HC_XA_Asrc << 4) > -#define HC_HABLFAa_Adst (HC_XA_Adst << 4) > -#define HC_HABLFAa_Fog (HC_XA_Fog << 4) > -#define HC_HABLFAa_minAsrcFog (HC_XA_minAsrcFog << 4) > -#define HC_HABLFAa_minAsrcAdst (HC_XA_minAsrcAdst << 4) > -#define HC_HABLFAa_maxAsrcFog (HC_XA_maxAsrcFog << 4) > -#define HC_HABLFAa_maxAsrcAdst (HC_XA_maxAsrcAdst << 4) > -#define HC_HABLFAa_minAsrcInvAdst (HC_XA_minAsrcInvAdst << 4) > -#define HC_HABLFAa_HABLFRA (HC_XA_HABLFRA << 4) > -#define HC_HABLAbias_HABLRAbias 0x00000000 > -#define HC_HABLAbias_Asrc 0x00000001 > -#define HC_HABLAbias_Adst 0x00000002 > -#define HC_HABLAbias_Fog 0x00000003 > -#define HC_HABLAbias_Aaa 0x00000004 > -/* HC_SubA_HABLAop 0x0037 > - */ > -#define HC_HABLAop_MASK 0x00004000 > -#define HC_HABLAb_MASK 0x00003f00 > -#define HC_HABLAb_OPA_MASK 0x00000f00 > -#define HC_HABLFAb_MASK 0x000000fc > -#define HC_HABLFAb_OPA_MASK 0x0000003c > -#define HC_HABLAshift_MASK 0x00000003 > -#define HC_HABLAb_OPA (HC_XA_OPA << 8) > -#define HC_HABLAb_InvOPA (HC_XA_InvOPA << 8) > -#define HC_HABLAb_OPAp5 (HC_XA_OPAp5 << 8) > -#define HC_HABLAb_0 (HC_XA_0 << 8) > -#define HC_HABLAb_Asrc (HC_XA_Asrc << 8) > -#define HC_HABLAb_Adst (HC_XA_Adst << 8) > -#define HC_HABLAb_Fog (HC_XA_Fog << 8) > -#define HC_HABLAb_minAsrcFog (HC_XA_minAsrcFog << 8) > -#define HC_HABLAb_minAsrcAdst (HC_XA_minAsrcAdst << 8) > -#define HC_HABLAb_maxAsrcFog (HC_XA_maxAsrcFog << 8) > -#define HC_HABLAb_maxAsrcAdst (HC_XA_maxAsrcAdst << 8) > -#define HC_HABLAb_HABLRA (HC_XA_HABLRA << 8) > -#define HC_HABLFAb_OPA (HC_XA_OPA << 2) > -#define HC_HABLFAb_InvOPA (HC_XA_InvOPA << 2) > -#define HC_HABLFAb_OPAp5 (HC_XA_OPAp5 << 2) > -#define HC_HABLFAb_0 (HC_XA_0 << 2) > -#define HC_HABLFAb_Asrc (HC_XA_Asrc << 2) > -#define HC_HABLFAb_Adst (HC_XA_Adst << 2) > -#define HC_HABLFAb_Fog (HC_XA_Fog << 2) > -#define HC_HABLFAb_minAsrcFog (HC_XA_minAsrcFog << 2) > -#define HC_HABLFAb_minAsrcAdst (HC_XA_minAsrcAdst << 2) > -#define HC_HABLFAb_maxAsrcFog (HC_XA_maxAsrcFog << 2) > -#define HC_HABLFAb_maxAsrcAdst (HC_XA_maxAsrcAdst << 2) > -#define HC_HABLFAb_minAsrcInvAdst (HC_XA_minAsrcInvAdst << 2) > -#define HC_HABLFAb_HABLFRA (HC_XA_HABLFRA << 2) > -/* HC_SubA_HABLRAa 0x003d > - */ > -#define HC_HABLRAa_MASK 0x00ff0000 > -#define HC_HABLRFAa_MASK 0x0000ff00 > -#define HC_HABLRAbias_MASK 0x000000ff > -#define HC_HABLRAa_SHIFT 16 > -#define HC_HABLRFAa_SHIFT 8 > -/* HC_SubA_HABLRAb 0x003e > - */ > -#define HC_HABLRAb_MASK 0x0000ff00 > -#define HC_HABLRFAb_MASK 0x000000ff > -#define HC_HABLRAb_SHIFT 8 > - > -/* Destination Setting > - */ > -#define HC_SubA_HDBBasL 0x0040 > -#define HC_SubA_HDBBasH 0x0041 > -#define HC_SubA_HDBFM 0x0042 > -#define HC_SubA_HFBBMSKL 0x0043 > -#define HC_SubA_HROP 0x0044 > -/* HC_SubA_HDBFM 0x0042 > - */ > -#define HC_HDBFM_MASK 0x001f0000 > -#define HC_HDBLoc_MASK 0x0000c000 > -#define HC_HDBPit_MASK 0x00003fff > -#define HC_HDBFM_RGB555 0x00000000 > -#define HC_HDBFM_RGB565 0x00010000 > -#define HC_HDBFM_ARGB4444 0x00020000 > -#define HC_HDBFM_ARGB1555 0x00030000 > -#define HC_HDBFM_BGR555 0x00040000 > -#define HC_HDBFM_BGR565 0x00050000 > -#define HC_HDBFM_ABGR4444 0x00060000 > -#define HC_HDBFM_ABGR1555 0x00070000 > -#define HC_HDBFM_ARGB0888 0x00080000 > -#define HC_HDBFM_ARGB8888 0x00090000 > -#define HC_HDBFM_ABGR0888 0x000a0000 > -#define HC_HDBFM_ABGR8888 0x000b0000 > -#define HC_HDBLoc_Local 0x00000000 > -#define HC_HDBLoc_Sys 0x00004000 > -/* HC_SubA_HROP 0x0044 > - */ > -#define HC_HROP_MASK 0x00000f00 > -#define HC_HFBBMSKH_MASK 0x000000ff > -#define HC_HROP_BLACK 0x00000000 > -#define HC_HROP_DPon 0x00000100 > -#define HC_HROP_DPna 0x00000200 > -#define HC_HROP_Pn 0x00000300 > -#define HC_HROP_PDna 0x00000400 > -#define HC_HROP_Dn 0x00000500 > -#define HC_HROP_DPx 0x00000600 > -#define HC_HROP_DPan 0x00000700 > -#define HC_HROP_DPa 0x00000800 > -#define HC_HROP_DPxn 0x00000900 > -#define HC_HROP_D 0x00000a00 > -#define HC_HROP_DPno 0x00000b00 > -#define HC_HROP_P 0x00000c00 > -#define HC_HROP_PDno 0x00000d00 > -#define HC_HROP_DPo 0x00000e00 > -#define HC_HROP_WHITE 0x00000f00 > - > -/* Fog Setting > - */ > -#define HC_SubA_HFogLF 0x0050 > -#define HC_SubA_HFogCL 0x0051 > -#define HC_SubA_HFogCH 0x0052 > -#define HC_SubA_HFogStL 0x0053 > -#define HC_SubA_HFogStH 0x0054 > -#define HC_SubA_HFogOOdMF 0x0055 > -#define HC_SubA_HFogOOdEF 0x0056 > -#define HC_SubA_HFogEndL 0x0057 > -#define HC_SubA_HFogDenst 0x0058 > -/* HC_SubA_FogLF 0x0050 > - */ > -#define HC_FogLF_MASK 0x00000010 > -#define HC_FogEq_MASK 0x00000008 > -#define HC_FogMD_MASK 0x00000007 > -#define HC_FogMD_LocalFog 0x00000000 > -#define HC_FogMD_LinearFog 0x00000002 > -#define HC_FogMD_ExponentialFog 0x00000004 > -#define HC_FogMD_Exponential2Fog 0x00000005 > -/* #define HC_FogMD_FogTable 0x00000003 */ > - > -/* HC_SubA_HFogDenst 0x0058 > - */ > -#define HC_FogDenst_MASK 0x001fff00 > -#define HC_FogEndL_MASK 0x000000ff > - > -/* Texture subtype definitions > - */ > -#define HC_SubType_Tex0 0x00000000 > -#define HC_SubType_Tex1 0x00000001 > -#define HC_SubType_TexGeneral 0x000000fe > - > -/* Attribute of texture n > - */ > -#define HC_SubA_HTXnL0BasL 0x0000 > -#define HC_SubA_HTXnL1BasL 0x0001 > -#define HC_SubA_HTXnL2BasL 0x0002 > -#define HC_SubA_HTXnL3BasL 0x0003 > -#define HC_SubA_HTXnL4BasL 0x0004 > -#define HC_SubA_HTXnL5BasL 0x0005 > -#define HC_SubA_HTXnL6BasL 0x0006 > -#define HC_SubA_HTXnL7BasL 0x0007 > -#define HC_SubA_HTXnL8BasL 0x0008 > -#define HC_SubA_HTXnL9BasL 0x0009 > -#define HC_SubA_HTXnLaBasL 0x000a > -#define HC_SubA_HTXnLbBasL 0x000b > -#define HC_SubA_HTXnLcBasL 0x000c > -#define HC_SubA_HTXnLdBasL 0x000d > -#define HC_SubA_HTXnLeBasL 0x000e > -#define HC_SubA_HTXnLfBasL 0x000f > -#define HC_SubA_HTXnL10BasL 0x0010 > -#define HC_SubA_HTXnL11BasL 0x0011 > -#define HC_SubA_HTXnL012BasH 0x0020 > -#define HC_SubA_HTXnL345BasH 0x0021 > -#define HC_SubA_HTXnL678BasH 0x0022 > -#define HC_SubA_HTXnL9abBasH 0x0023 > -#define HC_SubA_HTXnLcdeBasH 0x0024 > -#define HC_SubA_HTXnLf1011BasH 0x0025 > -#define HC_SubA_HTXnL0Pit 0x002b > -#define HC_SubA_HTXnL1Pit 0x002c > -#define HC_SubA_HTXnL2Pit 0x002d > -#define HC_SubA_HTXnL3Pit 0x002e > -#define HC_SubA_HTXnL4Pit 0x002f > -#define HC_SubA_HTXnL5Pit 0x0030 > -#define HC_SubA_HTXnL6Pit 0x0031 > -#define HC_SubA_HTXnL7Pit 0x0032 > -#define HC_SubA_HTXnL8Pit 0x0033 > -#define HC_SubA_HTXnL9Pit 0x0034 > -#define HC_SubA_HTXnLaPit 0x0035 > -#define HC_SubA_HTXnLbPit 0x0036 > -#define HC_SubA_HTXnLcPit 0x0037 > -#define HC_SubA_HTXnLdPit 0x0038 > -#define HC_SubA_HTXnLePit 0x0039 > -#define HC_SubA_HTXnLfPit 0x003a > -#define HC_SubA_HTXnL10Pit 0x003b > -#define HC_SubA_HTXnL11Pit 0x003c > -#define HC_SubA_HTXnL0_5WE 0x004b > -#define HC_SubA_HTXnL6_bWE 0x004c > -#define HC_SubA_HTXnLc_11WE 0x004d > -#define HC_SubA_HTXnL0_5HE 0x0051 > -#define HC_SubA_HTXnL6_bHE 0x0052 > -#define HC_SubA_HTXnLc_11HE 0x0053 > -#define HC_SubA_HTXnL0OS 0x0077 > -#define HC_SubA_HTXnTB 0x0078 > -#define HC_SubA_HTXnMPMD 0x0079 > -#define HC_SubA_HTXnCLODu 0x007a > -#define HC_SubA_HTXnFM 0x007b > -#define HC_SubA_HTXnTRCH 0x007c > -#define HC_SubA_HTXnTRCL 0x007d > -#define HC_SubA_HTXnTBC 0x007e > -#define HC_SubA_HTXnTRAH 0x007f > -#define HC_SubA_HTXnTBLCsat 0x0080 > -#define HC_SubA_HTXnTBLCop 0x0081 > -#define HC_SubA_HTXnTBLMPfog 0x0082 > -#define HC_SubA_HTXnTBLAsat 0x0083 > -#define HC_SubA_HTXnTBLRCa 0x0085 > -#define HC_SubA_HTXnTBLRCb 0x0086 > -#define HC_SubA_HTXnTBLRCc 0x0087 > -#define HC_SubA_HTXnTBLRCbias 0x0088 > -#define HC_SubA_HTXnTBLRAa 0x0089 > -#define HC_SubA_HTXnTBLRFog 0x008a > -#define HC_SubA_HTXnBumpM00 0x0090 > -#define HC_SubA_HTXnBumpM01 0x0091 > -#define HC_SubA_HTXnBumpM10 0x0092 > -#define HC_SubA_HTXnBumpM11 0x0093 > -#define HC_SubA_HTXnLScale 0x0094 > -#define HC_SubA_HTXSMD 0x0000 > -/* HC_SubA_HTXnL012BasH 0x0020 > - */ > -#define HC_HTXnL0BasH_MASK 0x000000ff > -#define HC_HTXnL1BasH_MASK 0x0000ff00 > -#define HC_HTXnL2BasH_MASK 0x00ff0000 > -#define HC_HTXnL1BasH_SHIFT 8 > -#define HC_HTXnL2BasH_SHIFT 16 > -/* HC_SubA_HTXnL345BasH 0x0021 > - */ > -#define HC_HTXnL3BasH_MASK 0x000000ff > -#define HC_HTXnL4BasH_MASK 0x0000ff00 > -#define HC_HTXnL5BasH_MASK 0x00ff0000 > -#define HC_HTXnL4BasH_SHIFT 8 > -#define HC_HTXnL5BasH_SHIFT 16 > -/* HC_SubA_HTXnL678BasH 0x0022 > - */ > -#define HC_HTXnL6BasH_MASK 0x000000ff > -#define HC_HTXnL7BasH_MASK 0x0000ff00 > -#define HC_HTXnL8BasH_MASK 0x00ff0000 > -#define HC_HTXnL7BasH_SHIFT 8 > -#define HC_HTXnL8BasH_SHIFT 16 > -/* HC_SubA_HTXnL9abBasH 0x0023 > - */ > -#define HC_HTXnL9BasH_MASK 0x000000ff > -#define HC_HTXnLaBasH_MASK 0x0000ff00 > -#define HC_HTXnLbBasH_MASK 0x00ff0000 > -#define HC_HTXnLaBasH_SHIFT 8 > -#define HC_HTXnLbBasH_SHIFT 16 > -/* HC_SubA_HTXnLcdeBasH 0x0024 > - */ > -#define HC_HTXnLcBasH_MASK 0x000000ff > -#define HC_HTXnLdBasH_MASK 0x0000ff00 > -#define HC_HTXnLeBasH_MASK 0x00ff0000 > -#define HC_HTXnLdBasH_SHIFT 8 > -#define HC_HTXnLeBasH_SHIFT 16 > -/* HC_SubA_HTXnLcdeBasH 0x0025 > - */ > -#define HC_HTXnLfBasH_MASK 0x000000ff > -#define HC_HTXnL10BasH_MASK 0x0000ff00 > -#define HC_HTXnL11BasH_MASK 0x00ff0000 > -#define HC_HTXnL10BasH_SHIFT 8 > -#define HC_HTXnL11BasH_SHIFT 16 > -/* HC_SubA_HTXnL0Pit 0x002b > - */ > -#define HC_HTXnLnPit_MASK 0x00003fff > -#define HC_HTXnEnPit_MASK 0x00080000 > -#define HC_HTXnLnPitE_MASK 0x00f00000 > -#define HC_HTXnLnPitE_SHIFT 20 > -/* HC_SubA_HTXnL0_5WE 0x004b > - */ > -#define HC_HTXnL0WE_MASK 0x0000000f > -#define HC_HTXnL1WE_MASK 0x000000f0 > -#define HC_HTXnL2WE_MASK 0x00000f00 > -#define HC_HTXnL3WE_MASK 0x0000f000 > -#define HC_HTXnL4WE_MASK 0x000f0000 > -#define HC_HTXnL5WE_MASK 0x00f00000 > -#define HC_HTXnL1WE_SHIFT 4 > -#define HC_HTXnL2WE_SHIFT 8 > -#define HC_HTXnL3WE_SHIFT 12 > -#define HC_HTXnL4WE_SHIFT 16 > -#define HC_HTXnL5WE_SHIFT 20 > -/* HC_SubA_HTXnL6_bWE 0x004c > - */ > -#define HC_HTXnL6WE_MASK 0x0000000f > -#define HC_HTXnL7WE_MASK 0x000000f0 > -#define HC_HTXnL8WE_MASK 0x00000f00 > -#define HC_HTXnL9WE_MASK 0x0000f000 > -#define HC_HTXnLaWE_MASK 0x000f0000 > -#define HC_HTXnLbWE_MASK 0x00f00000 > -#define HC_HTXnL7WE_SHIFT 4 > -#define HC_HTXnL8WE_SHIFT 8 > -#define HC_HTXnL9WE_SHIFT 12 > -#define HC_HTXnLaWE_SHIFT 16 > -#define HC_HTXnLbWE_SHIFT 20 > -/* HC_SubA_HTXnLc_11WE 0x004d > - */ > -#define HC_HTXnLcWE_MASK 0x0000000f > -#define HC_HTXnLdWE_MASK 0x000000f0 > -#define HC_HTXnLeWE_MASK 0x00000f00 > -#define HC_HTXnLfWE_MASK 0x0000f000 > -#define HC_HTXnL10WE_MASK 0x000f0000 > -#define HC_HTXnL11WE_MASK 0x00f00000 > -#define HC_HTXnLdWE_SHIFT 4 > -#define HC_HTXnLeWE_SHIFT 8 > -#define HC_HTXnLfWE_SHIFT 12 > -#define HC_HTXnL10WE_SHIFT 16 > -#define HC_HTXnL11WE_SHIFT 20 > -/* HC_SubA_HTXnL0_5HE 0x0051 > - */ > -#define HC_HTXnL0HE_MASK 0x0000000f > -#define HC_HTXnL1HE_MASK 0x000000f0 > -#define HC_HTXnL2HE_MASK 0x00000f00 > -#define HC_HTXnL3HE_MASK 0x0000f000 > -#define HC_HTXnL4HE_MASK 0x000f0000 > -#define HC_HTXnL5HE_MASK 0x00f00000 > -#define HC_HTXnL1HE_SHIFT 4 > -#define HC_HTXnL2HE_SHIFT 8 > -#define HC_HTXnL3HE_SHIFT 12 > -#define HC_HTXnL4HE_SHIFT 16 > -#define HC_HTXnL5HE_SHIFT 20 > -/* HC_SubA_HTXnL6_bHE 0x0052 > - */ > -#define HC_HTXnL6HE_MASK 0x0000000f > -#define HC_HTXnL7HE_MASK 0x000000f0 > -#define HC_HTXnL8HE_MASK 0x00000f00 > -#define HC_HTXnL9HE_MASK 0x0000f000 > -#define HC_HTXnLaHE_MASK 0x000f0000 > -#define HC_HTXnLbHE_MASK 0x00f00000 > -#define HC_HTXnL7HE_SHIFT 4 > -#define HC_HTXnL8HE_SHIFT 8 > -#define HC_HTXnL9HE_SHIFT 12 > -#define HC_HTXnLaHE_SHIFT 16 > -#define HC_HTXnLbHE_SHIFT 20 > -/* HC_SubA_HTXnLc_11HE 0x0053 > - */ > -#define HC_HTXnLcHE_MASK 0x0000000f > -#define HC_HTXnLdHE_MASK 0x000000f0 > -#define HC_HTXnLeHE_MASK 0x00000f00 > -#define HC_HTXnLfHE_MASK 0x0000f000 > -#define HC_HTXnL10HE_MASK 0x000f0000 > -#define HC_HTXnL11HE_MASK 0x00f00000 > -#define HC_HTXnLdHE_SHIFT 4 > -#define HC_HTXnLeHE_SHIFT 8 > -#define HC_HTXnLfHE_SHIFT 12 > -#define HC_HTXnL10HE_SHIFT 16 > -#define HC_HTXnL11HE_SHIFT 20 > -/* HC_SubA_HTXnL0OS 0x0077 > - */ > -#define HC_HTXnL0OS_MASK 0x003ff000 > -#define HC_HTXnLVmax_MASK 0x00000fc0 > -#define HC_HTXnLVmin_MASK 0x0000003f > -#define HC_HTXnL0OS_SHIFT 12 > -#define HC_HTXnLVmax_SHIFT 6 > -/* HC_SubA_HTXnTB 0x0078 > - */ > -#define HC_HTXnTB_MASK 0x00f00000 > -#define HC_HTXnFLSe_MASK 0x0000e000 > -#define HC_HTXnFLSs_MASK 0x00001c00 > -#define HC_HTXnFLTe_MASK 0x00000380 > -#define HC_HTXnFLTs_MASK 0x00000070 > -#define HC_HTXnFLDs_MASK 0x0000000f > -#define HC_HTXnTB_NoTB 0x00000000 > -#define HC_HTXnTB_TBC_S 0x00100000 > -#define HC_HTXnTB_TBC_T 0x00200000 > -#define HC_HTXnTB_TB_S 0x00400000 > -#define HC_HTXnTB_TB_T 0x00800000 > -#define HC_HTXnFLSe_Nearest 0x00000000 > -#define HC_HTXnFLSe_Linear 0x00002000 > -#define HC_HTXnFLSe_NonLinear 0x00004000 > -#define HC_HTXnFLSe_Sharp 0x00008000 > -#define HC_HTXnFLSe_Flat_Gaussian_Cubic 0x0000c000 > -#define HC_HTXnFLSs_Nearest 0x00000000 > -#define HC_HTXnFLSs_Linear 0x00000400 > -#define HC_HTXnFLSs_NonLinear 0x00000800 > -#define HC_HTXnFLSs_Flat_Gaussian_Cubic 0x00001800 > -#define HC_HTXnFLTe_Nearest 0x00000000 > -#define HC_HTXnFLTe_Linear 0x00000080 > -#define HC_HTXnFLTe_NonLinear 0x00000100 > -#define HC_HTXnFLTe_Sharp 0x00000180 > -#define HC_HTXnFLTe_Flat_Gaussian_Cubic 0x00000300 > -#define HC_HTXnFLTs_Nearest 0x00000000 > -#define HC_HTXnFLTs_Linear 0x00000010 > -#define HC_HTXnFLTs_NonLinear 0x00000020 > -#define HC_HTXnFLTs_Flat_Gaussian_Cubic 0x00000060 > -#define HC_HTXnFLDs_Tex0 0x00000000 > -#define HC_HTXnFLDs_Nearest 0x00000001 > -#define HC_HTXnFLDs_Linear 0x00000002 > -#define HC_HTXnFLDs_NonLinear 0x00000003 > -#define HC_HTXnFLDs_Dither 0x00000004 > -#define HC_HTXnFLDs_ConstLOD 0x00000005 > -#define HC_HTXnFLDs_Ani 0x00000006 > -#define HC_HTXnFLDs_AniDither 0x00000007 > -/* HC_SubA_HTXnMPMD 0x0079 > - */ > -#define HC_HTXnMPMD_SMASK 0x00070000 > -#define HC_HTXnMPMD_TMASK 0x00380000 > -#define HC_HTXnLODDTf_MASK 0x00000007 > -#define HC_HTXnXY2ST_MASK 0x00000008 > -#define HC_HTXnMPMD_Tsingle 0x00000000 > -#define HC_HTXnMPMD_Tclamp 0x00080000 > -#define HC_HTXnMPMD_Trepeat 0x00100000 > -#define HC_HTXnMPMD_Tmirror 0x00180000 > -#define HC_HTXnMPMD_Twrap 0x00200000 > -#define HC_HTXnMPMD_Ssingle 0x00000000 > -#define HC_HTXnMPMD_Sclamp 0x00010000 > -#define HC_HTXnMPMD_Srepeat 0x00020000 > -#define HC_HTXnMPMD_Smirror 0x00030000 > -#define HC_HTXnMPMD_Swrap 0x00040000 > -/* HC_SubA_HTXnCLODu 0x007a > - */ > -#define HC_HTXnCLODu_MASK 0x000ffc00 > -#define HC_HTXnCLODd_MASK 0x000003ff > -#define HC_HTXnCLODu_SHIFT 10 > -/* HC_SubA_HTXnFM 0x007b > - */ > -#define HC_HTXnFM_MASK 0x00ff0000 > -#define HC_HTXnLoc_MASK 0x00000003 > -#define HC_HTXnFM_INDEX 0x00000000 > -#define HC_HTXnFM_Intensity 0x00080000 > -#define HC_HTXnFM_Lum 0x00100000 > -#define HC_HTXnFM_Alpha 0x00180000 > -#define HC_HTXnFM_DX 0x00280000 > -#define HC_HTXnFM_ARGB16 0x00880000 > -#define HC_HTXnFM_ARGB32 0x00980000 > -#define HC_HTXnFM_ABGR16 0x00a80000 > -#define HC_HTXnFM_ABGR32 0x00b80000 > -#define HC_HTXnFM_RGBA16 0x00c80000 > -#define HC_HTXnFM_RGBA32 0x00d80000 > -#define HC_HTXnFM_BGRA16 0x00e80000 > -#define HC_HTXnFM_BGRA32 0x00f80000 > -#define HC_HTXnFM_BUMPMAP 0x00380000 > -#define HC_HTXnFM_Index1 (HC_HTXnFM_INDEX | 0x00000000) > -#define HC_HTXnFM_Index2 (HC_HTXnFM_INDEX | 0x00010000) > -#define HC_HTXnFM_Index4 (HC_HTXnFM_INDEX | 0x00020000) > -#define HC_HTXnFM_Index8 (HC_HTXnFM_INDEX | 0x00030000) > -#define HC_HTXnFM_T1 (HC_HTXnFM_Intensity | 0x00000000) > -#define HC_HTXnFM_T2 (HC_HTXnFM_Intensity | 0x00010000) > -#define HC_HTXnFM_T4 (HC_HTXnFM_Intensity | 0x00020000) > -#define HC_HTXnFM_T8 (HC_HTXnFM_Intensity | 0x00030000) > -#define HC_HTXnFM_L1 (HC_HTXnFM_Lum | 0x00000000) > -#define HC_HTXnFM_L2 (HC_HTXnFM_Lum | 0x00010000) > -#define HC_HTXnFM_L4 (HC_HTXnFM_Lum | 0x00020000) > -#define HC_HTXnFM_L8 (HC_HTXnFM_Lum | 0x00030000) > -#define HC_HTXnFM_AL44 (HC_HTXnFM_Lum | 0x00040000) > -#define HC_HTXnFM_AL88 (HC_HTXnFM_Lum | 0x00050000) > -#define HC_HTXnFM_A1 (HC_HTXnFM_Alpha | 0x00000000) > -#define HC_HTXnFM_A2 (HC_HTXnFM_Alpha | 0x00010000) > -#define HC_HTXnFM_A4 (HC_HTXnFM_Alpha | 0x00020000) > -#define HC_HTXnFM_A8 (HC_HTXnFM_Alpha | 0x00030000) > -#define HC_HTXnFM_DX1 (HC_HTXnFM_DX | 0x00010000) > -#define HC_HTXnFM_DX23 (HC_HTXnFM_DX | 0x00020000) > -#define HC_HTXnFM_DX45 (HC_HTXnFM_DX | 0x00030000) > -#define HC_HTXnFM_RGB555 (HC_HTXnFM_ARGB16 | 0x00000000) > -#define HC_HTXnFM_RGB565 (HC_HTXnFM_ARGB16 | 0x00010000) > -#define HC_HTXnFM_ARGB1555 (HC_HTXnFM_ARGB16 | 0x00020000) > -#define HC_HTXnFM_ARGB4444 (HC_HTXnFM_ARGB16 | 0x00030000) > -#define HC_HTXnFM_ARGB0888 (HC_HTXnFM_ARGB32 | 0x00000000) > -#define HC_HTXnFM_ARGB8888 (HC_HTXnFM_ARGB32 | 0x00010000) > -#define HC_HTXnFM_BGR555 (HC_HTXnFM_ABGR16 | 0x00000000) > -#define HC_HTXnFM_BGR565 (HC_HTXnFM_ABGR16 | 0x00010000) > -#define HC_HTXnFM_ABGR1555 (HC_HTXnFM_ABGR16 | 0x00020000) > -#define HC_HTXnFM_ABGR4444 (HC_HTXnFM_ABGR16 | 0x00030000) > -#define HC_HTXnFM_ABGR0888 (HC_HTXnFM_ABGR32 | 0x00000000) > -#define HC_HTXnFM_ABGR8888 (HC_HTXnFM_ABGR32 | 0x00010000) > -#define HC_HTXnFM_RGBA5550 (HC_HTXnFM_RGBA16 | 0x00000000) > -#define HC_HTXnFM_RGBA5551 (HC_HTXnFM_RGBA16 | 0x00020000) > -#define HC_HTXnFM_RGBA4444 (HC_HTXnFM_RGBA16 | 0x00030000) > -#define HC_HTXnFM_RGBA8880 (HC_HTXnFM_RGBA32 | 0x00000000) > -#define HC_HTXnFM_RGBA8888 (HC_HTXnFM_RGBA32 | 0x00010000) > -#define HC_HTXnFM_BGRA5550 (HC_HTXnFM_BGRA16 | 0x00000000) > -#define HC_HTXnFM_BGRA5551 (HC_HTXnFM_BGRA16 | 0x00020000) > -#define HC_HTXnFM_BGRA4444 (HC_HTXnFM_BGRA16 | 0x00030000) > -#define HC_HTXnFM_BGRA8880 (HC_HTXnFM_BGRA32 | 0x00000000) > -#define HC_HTXnFM_BGRA8888 (HC_HTXnFM_BGRA32 | 0x00010000) > -#define HC_HTXnFM_VU88 (HC_HTXnFM_BUMPMAP | 0x00000000) > -#define HC_HTXnFM_LVU655 (HC_HTXnFM_BUMPMAP | 0x00010000) > -#define HC_HTXnFM_LVU888 (HC_HTXnFM_BUMPMAP | 0x00020000) > -#define HC_HTXnLoc_Local 0x00000000 > -#define HC_HTXnLoc_Sys 0x00000002 > -#define HC_HTXnLoc_AGP 0x00000003 > -/* HC_SubA_HTXnTRAH 0x007f > - */ > -#define HC_HTXnTRAH_MASK 0x00ff0000 > -#define HC_HTXnTRAL_MASK 0x0000ff00 > -#define HC_HTXnTBA_MASK 0x000000ff > -#define HC_HTXnTRAH_SHIFT 16 > -#define HC_HTXnTRAL_SHIFT 8 > -/* HC_SubA_HTXnTBLCsat 0x0080 > - *-- Define the input texture. > - */ > -#define HC_XTC_TOPC 0x00000000 > -#define HC_XTC_InvTOPC 0x00000010 > -#define HC_XTC_TOPCp5 0x00000020 > -#define HC_XTC_Cbias 0x00000000 > -#define HC_XTC_InvCbias 0x00000010 > -#define HC_XTC_0 0x00000000 > -#define HC_XTC_Dif 0x00000001 > -#define HC_XTC_Spec 0x00000002 > -#define HC_XTC_Tex 0x00000003 > -#define HC_XTC_Cur 0x00000004 > -#define HC_XTC_Adif 0x00000005 > -#define HC_XTC_Fog 0x00000006 > -#define HC_XTC_Atex 0x00000007 > -#define HC_XTC_Acur 0x00000008 > -#define HC_XTC_HTXnTBLRC 0x00000009 > -#define HC_XTC_Ctexnext 0x0000000a > -/*-- > - */ > -#define HC_HTXnTBLCsat_MASK 0x00800000 > -#define HC_HTXnTBLCa_MASK 0x000fc000 > -#define HC_HTXnTBLCb_MASK 0x00001f80 > -#define HC_HTXnTBLCc_MASK 0x0000003f > -#define HC_HTXnTBLCa_TOPC (HC_XTC_TOPC << 14) > -#define HC_HTXnTBLCa_InvTOPC (HC_XTC_InvTOPC << 14) > -#define HC_HTXnTBLCa_TOPCp5 (HC_XTC_TOPCp5 << 14) > -#define HC_HTXnTBLCa_0 (HC_XTC_0 << 14) > -#define HC_HTXnTBLCa_Dif (HC_XTC_Dif << 14) > -#define HC_HTXnTBLCa_Spec (HC_XTC_Spec << 14) > -#define HC_HTXnTBLCa_Tex (HC_XTC_Tex << 14) > -#define HC_HTXnTBLCa_Cur (HC_XTC_Cur << 14) > -#define HC_HTXnTBLCa_Adif (HC_XTC_Adif << 14) > -#define HC_HTXnTBLCa_Fog (HC_XTC_Fog << 14) > -#define HC_HTXnTBLCa_Atex (HC_XTC_Atex << 14) > -#define HC_HTXnTBLCa_Acur (HC_XTC_Acur << 14) > -#define HC_HTXnTBLCa_HTXnTBLRC (HC_XTC_HTXnTBLRC << 14) > -#define HC_HTXnTBLCa_Ctexnext (HC_XTC_Ctexnext << 14) > -#define HC_HTXnTBLCb_TOPC (HC_XTC_TOPC << 7) > -#define HC_HTXnTBLCb_InvTOPC (HC_XTC_InvTOPC << 7) > -#define HC_HTXnTBLCb_TOPCp5 (HC_XTC_TOPCp5 << 7) > -#define HC_HTXnTBLCb_0 (HC_XTC_0 << 7) > -#define HC_HTXnTBLCb_Dif (HC_XTC_Dif << 7) > -#define HC_HTXnTBLCb_Spec (HC_XTC_Spec << 7) > -#define HC_HTXnTBLCb_Tex (HC_XTC_Tex << 7) > -#define HC_HTXnTBLCb_Cur (HC_XTC_Cur << 7) > -#define HC_HTXnTBLCb_Adif (HC_XTC_Adif << 7) > -#define HC_HTXnTBLCb_Fog (HC_XTC_Fog << 7) > -#define HC_HTXnTBLCb_Atex (HC_XTC_Atex << 7) > -#define HC_HTXnTBLCb_Acur (HC_XTC_Acur << 7) > -#define HC_HTXnTBLCb_HTXnTBLRC (HC_XTC_HTXnTBLRC << 7) > -#define HC_HTXnTBLCb_Ctexnext (HC_XTC_Ctexnext << 7) > -#define HC_HTXnTBLCc_TOPC (HC_XTC_TOPC << 0) > -#define HC_HTXnTBLCc_InvTOPC (HC_XTC_InvTOPC << 0) > -#define HC_HTXnTBLCc_TOPCp5 (HC_XTC_TOPCp5 << 0) > -#define HC_HTXnTBLCc_0 (HC_XTC_0 << 0) > -#define HC_HTXnTBLCc_Dif (HC_XTC_Dif << 0) > -#define HC_HTXnTBLCc_Spec (HC_XTC_Spec << 0) > -#define HC_HTXnTBLCc_Tex (HC_XTC_Tex << 0) > -#define HC_HTXnTBLCc_Cur (HC_XTC_Cur << 0) > -#define HC_HTXnTBLCc_Adif (HC_XTC_Adif << 0) > -#define HC_HTXnTBLCc_Fog (HC_XTC_Fog << 0) > -#define HC_HTXnTBLCc_Atex (HC_XTC_Atex << 0) > -#define HC_HTXnTBLCc_Acur (HC_XTC_Acur << 0) > -#define HC_HTXnTBLCc_HTXnTBLRC (HC_XTC_HTXnTBLRC << 0) > -#define HC_HTXnTBLCc_Ctexnext (HC_XTC_Ctexnext << 0) > -/* HC_SubA_HTXnTBLCop 0x0081 > - */ > -#define HC_HTXnTBLdot_MASK 0x00c00000 > -#define HC_HTXnTBLCop_MASK 0x00380000 > -#define HC_HTXnTBLCbias_MASK 0x0007c000 > -#define HC_HTXnTBLCshift_MASK 0x00001800 > -#define HC_HTXnTBLAop_MASK 0x00000380 > -#define HC_HTXnTBLAbias_MASK 0x00000078 > -#define HC_HTXnTBLAshift_MASK 0x00000003 > -#define HC_HTXnTBLCop_Add 0x00000000 > -#define HC_HTXnTBLCop_Sub 0x00080000 > -#define HC_HTXnTBLCop_Min 0x00100000 > -#define HC_HTXnTBLCop_Max 0x00180000 > -#define HC_HTXnTBLCop_Mask 0x00200000 > -#define HC_HTXnTBLCbias_Cbias (HC_XTC_Cbias << 14) > -#define HC_HTXnTBLCbias_InvCbias (HC_XTC_InvCbias << 14) > -#define HC_HTXnTBLCbias_0 (HC_XTC_0 << 14) > -#define HC_HTXnTBLCbias_Dif (HC_XTC_Dif << 14) > -#define HC_HTXnTBLCbias_Spec (HC_XTC_Spec << 14) > -#define HC_HTXnTBLCbias_Tex (HC_XTC_Tex << 14) > -#define HC_HTXnTBLCbias_Cur (HC_XTC_Cur << 14) > -#define HC_HTXnTBLCbias_Adif (HC_XTC_Adif << 14) > -#define HC_HTXnTBLCbias_Fog (HC_XTC_Fog << 14) > -#define HC_HTXnTBLCbias_Atex (HC_XTC_Atex << 14) > -#define HC_HTXnTBLCbias_Acur (HC_XTC_Acur << 14) > -#define HC_HTXnTBLCbias_HTXnTBLRC (HC_XTC_HTXnTBLRC << 14) > -#define HC_HTXnTBLCshift_1 0x00000000 > -#define HC_HTXnTBLCshift_2 0x00000800 > -#define HC_HTXnTBLCshift_No 0x00001000 > -#define HC_HTXnTBLCshift_DotP 0x00001800 > -/*=* John Sheng [2003.7.18] texture combine *=*/ > -#define HC_HTXnTBLDOT3 0x00080000 > -#define HC_HTXnTBLDOT4 0x000C0000 > - > -#define HC_HTXnTBLAop_Add 0x00000000 > -#define HC_HTXnTBLAop_Sub 0x00000080 > -#define HC_HTXnTBLAop_Min 0x00000100 > -#define HC_HTXnTBLAop_Max 0x00000180 > -#define HC_HTXnTBLAop_Mask 0x00000200 > -#define HC_HTXnTBLAbias_Inv 0x00000040 > -#define HC_HTXnTBLAbias_Adif 0x00000000 > -#define HC_HTXnTBLAbias_Fog 0x00000008 > -#define HC_HTXnTBLAbias_Acur 0x00000010 > -#define HC_HTXnTBLAbias_HTXnTBLRAbias 0x00000018 > -#define HC_HTXnTBLAbias_Atex 0x00000020 > -#define HC_HTXnTBLAshift_1 0x00000000 > -#define HC_HTXnTBLAshift_2 0x00000001 > -#define HC_HTXnTBLAshift_No 0x00000002 > -/* #define HC_HTXnTBLAshift_DotP 0x00000003 */ > -/* HC_SubA_HTXnTBLMPFog 0x0082 > - */ > -#define HC_HTXnTBLMPfog_MASK 0x00e00000 > -#define HC_HTXnTBLMPfog_0 0x00000000 > -#define HC_HTXnTBLMPfog_Adif 0x00200000 > -#define HC_HTXnTBLMPfog_Fog 0x00400000 > -#define HC_HTXnTBLMPfog_Atex 0x00600000 > -#define HC_HTXnTBLMPfog_Acur 0x00800000 > -#define HC_HTXnTBLMPfog_GHTXnTBLRFog 0x00a00000 > -/* HC_SubA_HTXnTBLAsat 0x0083 > - *-- Define the texture alpha input. > - */ > -#define HC_XTA_TOPA 0x00000000 > -#define HC_XTA_InvTOPA 0x00000008 > -#define HC_XTA_TOPAp5 0x00000010 > -#define HC_XTA_Adif 0x00000000 > -#define HC_XTA_Fog 0x00000001 > -#define HC_XTA_Acur 0x00000002 > -#define HC_XTA_HTXnTBLRA 0x00000003 > -#define HC_XTA_Atex 0x00000004 > -#define HC_XTA_Atexnext 0x00000005 > -/*-- > - */ > -#define HC_HTXnTBLAsat_MASK 0x00800000 > -#define HC_HTXnTBLAMB_MASK 0x00700000 > -#define HC_HTXnTBLAa_MASK 0x0007c000 > -#define HC_HTXnTBLAb_MASK 0x00000f80 > -#define HC_HTXnTBLAc_MASK 0x0000001f > -#define HC_HTXnTBLAMB_SHIFT 20 > -#define HC_HTXnTBLAa_TOPA (HC_XTA_TOPA << 14) > -#define HC_HTXnTBLAa_InvTOPA (HC_XTA_InvTOPA << 14) > -#define HC_HTXnTBLAa_TOPAp5 (HC_XTA_TOPAp5 << 14) > -#define HC_HTXnTBLAa_Adif (HC_XTA_Adif << 14) > -#define HC_HTXnTBLAa_Fog (HC_XTA_Fog << 14) > -#define HC_HTXnTBLAa_Acur (HC_XTA_Acur << 14) > -#define HC_HTXnTBLAa_HTXnTBLRA (HC_XTA_HTXnTBLRA << 14) > -#define HC_HTXnTBLAa_Atex (HC_XTA_Atex << 14) > -#define HC_HTXnTBLAa_Atexnext (HC_XTA_Atexnext << 14) > -#define HC_HTXnTBLAb_TOPA (HC_XTA_TOPA << 7) > -#define HC_HTXnTBLAb_InvTOPA (HC_XTA_InvTOPA << 7) > -#define HC_HTXnTBLAb_TOPAp5 (HC_XTA_TOPAp5 << 7) > -#define HC_HTXnTBLAb_Adif (HC_XTA_Adif << 7) > -#define HC_HTXnTBLAb_Fog (HC_XTA_Fog << 7) > -#define HC_HTXnTBLAb_Acur (HC_XTA_Acur << 7) > -#define HC_HTXnTBLAb_HTXnTBLRA (HC_XTA_HTXnTBLRA << 7) > -#define HC_HTXnTBLAb_Atex (HC_XTA_Atex << 7) > -#define HC_HTXnTBLAb_Atexnext (HC_XTA_Atexnext << 7) > -#define HC_HTXnTBLAc_TOPA (HC_XTA_TOPA << 0) > -#define HC_HTXnTBLAc_InvTOPA (HC_XTA_InvTOPA << 0) > -#define HC_HTXnTBLAc_TOPAp5 (HC_XTA_TOPAp5 << 0) > -#define HC_HTXnTBLAc_Adif (HC_XTA_Adif << 0) > -#define HC_HTXnTBLAc_Fog (HC_XTA_Fog << 0) > -#define HC_HTXnTBLAc_Acur (HC_XTA_Acur << 0) > -#define HC_HTXnTBLAc_HTXnTBLRA (HC_XTA_HTXnTBLRA << 0) > -#define HC_HTXnTBLAc_Atex (HC_XTA_Atex << 0) > -#define HC_HTXnTBLAc_Atexnext (HC_XTA_Atexnext << 0) > -/* HC_SubA_HTXnTBLRAa 0x0089 > - */ > -#define HC_HTXnTBLRAa_MASK 0x00ff0000 > -#define HC_HTXnTBLRAb_MASK 0x0000ff00 > -#define HC_HTXnTBLRAc_MASK 0x000000ff > -#define HC_HTXnTBLRAa_SHIFT 16 > -#define HC_HTXnTBLRAb_SHIFT 8 > -#define HC_HTXnTBLRAc_SHIFT 0 > -/* HC_SubA_HTXnTBLRFog 0x008a > - */ > -#define HC_HTXnTBLRFog_MASK 0x0000ff00 > -#define HC_HTXnTBLRAbias_MASK 0x000000ff > -#define HC_HTXnTBLRFog_SHIFT 8 > -#define HC_HTXnTBLRAbias_SHIFT 0 > -/* HC_SubA_HTXnLScale 0x0094 > - */ > -#define HC_HTXnLScale_MASK 0x0007fc00 > -#define HC_HTXnLOff_MASK 0x000001ff > -#define HC_HTXnLScale_SHIFT 10 > -/* HC_SubA_HTXSMD 0x0000 > - */ > -#define HC_HTXSMD_MASK 0x00000080 > -#define HC_HTXTMD_MASK 0x00000040 > -#define HC_HTXNum_MASK 0x00000038 > -#define HC_HTXTRMD_MASK 0x00000006 > -#define HC_HTXCHCLR_MASK 0x00000001 > -#define HC_HTXNum_SHIFT 3 > - > -/* Texture Palette n > - */ > -#define HC_SubType_TexPalette0 0x00000000 > -#define HC_SubType_TexPalette1 0x00000001 > -#define HC_SubType_FogTable 0x00000010 > -#define HC_SubType_Stipple 0x00000014 > -/* HC_SubA_TexPalette0 0x0000 > - */ > -#define HC_HTPnA_MASK 0xff000000 > -#define HC_HTPnR_MASK 0x00ff0000 > -#define HC_HTPnG_MASK 0x0000ff00 > -#define HC_HTPnB_MASK 0x000000ff > -/* HC_SubA_FogTable 0x0010 > - */ > -#define HC_HFPn3_MASK 0xff000000 > -#define HC_HFPn2_MASK 0x00ff0000 > -#define HC_HFPn1_MASK 0x0000ff00 > -#define HC_HFPn_MASK 0x000000ff > -#define HC_HFPn3_SHIFT 24 > -#define HC_HFPn2_SHIFT 16 > -#define HC_HFPn1_SHIFT 8 > - > -/* Auto Testing & Security > - */ > -#define HC_SubA_HenFIFOAT 0x0000 > -#define HC_SubA_HFBDrawFirst 0x0004 > -#define HC_SubA_HFBBasL 0x0005 > -#define HC_SubA_HFBDst 0x0006 > -/* HC_SubA_HenFIFOAT 0x0000 > - */ > -#define HC_HenFIFOAT_MASK 0x00000020 > -#define HC_HenGEMILock_MASK 0x00000010 > -#define HC_HenFBASwap_MASK 0x00000008 > -#define HC_HenOT_MASK 0x00000004 > -#define HC_HenCMDQ_MASK 0x00000002 > -#define HC_HenTXCTSU_MASK 0x00000001 > -/* HC_SubA_HFBDrawFirst 0x0004 > - */ > -#define HC_HFBDrawFirst_MASK 0x00000800 > -#define HC_HFBQueue_MASK 0x00000400 > -#define HC_HFBLock_MASK 0x00000200 > -#define HC_HEOF_MASK 0x00000100 > -#define HC_HFBBasH_MASK 0x000000ff > - > -/* GEMI Setting > - */ > -#define HC_SubA_HTArbRCM 0x0008 > -#define HC_SubA_HTArbRZ 0x000a > -#define HC_SubA_HTArbWZ 0x000b > -#define HC_SubA_HTArbRTX 0x000c > -#define HC_SubA_HTArbRCW 0x000d > -#define HC_SubA_HTArbE2 0x000e > -#define HC_SubA_HArbRQCM 0x0010 > -#define HC_SubA_HArbWQCM 0x0011 > -#define HC_SubA_HGEMITout 0x0020 > -#define HC_SubA_HFthRTXD 0x0040 > -#define HC_SubA_HFthRTXA 0x0044 > -#define HC_SubA_HCMDQstL 0x0050 > -#define HC_SubA_HCMDQendL 0x0051 > -#define HC_SubA_HCMDQLen 0x0052 > -/* HC_SubA_HTArbRCM 0x0008 > - */ > -#define HC_HTArbRCM_MASK 0x0000ffff > -/* HC_SubA_HTArbRZ 0x000a > - */ > -#define HC_HTArbRZ_MASK 0x0000ffff > -/* HC_SubA_HTArbWZ 0x000b > - */ > -#define HC_HTArbWZ_MASK 0x0000ffff > -/* HC_SubA_HTArbRTX 0x000c > - */ > -#define HC_HTArbRTX_MASK 0x0000ffff > -/* HC_SubA_HTArbRCW 0x000d > - */ > -#define HC_HTArbRCW_MASK 0x0000ffff > -/* HC_SubA_HTArbE2 0x000e > - */ > -#define HC_HTArbE2_MASK 0x0000ffff > -/* HC_SubA_HArbRQCM 0x0010 > - */ > -#define HC_HTArbRQCM_MASK 0x0000ffff > -/* HC_SubA_HArbWQCM 0x0011 > - */ > -#define HC_HArbWQCM_MASK 0x0000ffff > -/* HC_SubA_HGEMITout 0x0020 > - */ > -#define HC_HGEMITout_MASK 0x000f0000 > -#define HC_HNPArbZC_MASK 0x0000ffff > -#define HC_HGEMITout_SHIFT 16 > -/* HC_SubA_HFthRTXD 0x0040 > - */ > -#define HC_HFthRTXD_MASK 0x00ff0000 > -#define HC_HFthRZD_MASK 0x0000ff00 > -#define HC_HFthWZD_MASK 0x000000ff > -#define HC_HFthRTXD_SHIFT 16 > -#define HC_HFthRZD_SHIFT 8 > -/* HC_SubA_HFthRTXA 0x0044 > - */ > -#define HC_HFthRTXA_MASK 0x000000ff > - > -/****************************************************************************** > -** Define the Halcyon Internal register access constants. For simulator only. > -******************************************************************************/ > -#define HC_SIMA_HAGPBstL 0x0000 > -#define HC_SIMA_HAGPBendL 0x0001 > -#define HC_SIMA_HAGPCMNT 0x0002 > -#define HC_SIMA_HAGPBpL 0x0003 > -#define HC_SIMA_HAGPBpH 0x0004 > -#define HC_SIMA_HClipTB 0x0005 > -#define HC_SIMA_HClipLR 0x0006 > -#define HC_SIMA_HFPClipTL 0x0007 > -#define HC_SIMA_HFPClipBL 0x0008 > -#define HC_SIMA_HFPClipLL 0x0009 > -#define HC_SIMA_HFPClipRL 0x000a > -#define HC_SIMA_HFPClipTBH 0x000b > -#define HC_SIMA_HFPClipLRH 0x000c > -#define HC_SIMA_HLP 0x000d > -#define HC_SIMA_HLPRF 0x000e > -#define HC_SIMA_HSolidCL 0x000f > -#define HC_SIMA_HPixGC 0x0010 > -#define HC_SIMA_HSPXYOS 0x0011 > -#define HC_SIMA_HCmdA 0x0012 > -#define HC_SIMA_HCmdB 0x0013 > -#define HC_SIMA_HEnable 0x0014 > -#define HC_SIMA_HZWBBasL 0x0015 > -#define HC_SIMA_HZWBBasH 0x0016 > -#define HC_SIMA_HZWBType 0x0017 > -#define HC_SIMA_HZBiasL 0x0018 > -#define HC_SIMA_HZWBend 0x0019 > -#define HC_SIMA_HZWTMD 0x001a > -#define HC_SIMA_HZWCDL 0x001b > -#define HC_SIMA_HZWCTAGnum 0x001c > -#define HC_SIMA_HZCYNum 0x001d > -#define HC_SIMA_HZWCFire 0x001e > -/* #define HC_SIMA_HSBBasL 0x001d */ > -/* #define HC_SIMA_HSBBasH 0x001e */ > -/* #define HC_SIMA_HSBFM 0x001f */ > -#define HC_SIMA_HSTREF 0x0020 > -#define HC_SIMA_HSTMD 0x0021 > -#define HC_SIMA_HABBasL 0x0022 > -#define HC_SIMA_HABBasH 0x0023 > -#define HC_SIMA_HABFM 0x0024 > -#define HC_SIMA_HATMD 0x0025 > -#define HC_SIMA_HABLCsat 0x0026 > -#define HC_SIMA_HABLCop 0x0027 > -#define HC_SIMA_HABLAsat 0x0028 > -#define HC_SIMA_HABLAop 0x0029 > -#define HC_SIMA_HABLRCa 0x002a > -#define HC_SIMA_HABLRFCa 0x002b > -#define HC_SIMA_HABLRCbias 0x002c > -#define HC_SIMA_HABLRCb 0x002d > -#define HC_SIMA_HABLRFCb 0x002e > -#define HC_SIMA_HABLRAa 0x002f > -#define HC_SIMA_HABLRAb 0x0030 > -#define HC_SIMA_HDBBasL 0x0031 > -#define HC_SIMA_HDBBasH 0x0032 > -#define HC_SIMA_HDBFM 0x0033 > -#define HC_SIMA_HFBBMSKL 0x0034 > -#define HC_SIMA_HROP 0x0035 > -#define HC_SIMA_HFogLF 0x0036 > -#define HC_SIMA_HFogCL 0x0037 > -#define HC_SIMA_HFogCH 0x0038 > -#define HC_SIMA_HFogStL 0x0039 > -#define HC_SIMA_HFogStH 0x003a > -#define HC_SIMA_HFogOOdMF 0x003b > -#define HC_SIMA_HFogOOdEF 0x003c > -#define HC_SIMA_HFogEndL 0x003d > -#define HC_SIMA_HFogDenst 0x003e > -/*---- start of texture 0 setting ---- > - */ > -#define HC_SIMA_HTX0L0BasL 0x0040 > -#define HC_SIMA_HTX0L1BasL 0x0041 > -#define HC_SIMA_HTX0L2BasL 0x0042 > -#define HC_SIMA_HTX0L3BasL 0x0043 > -#define HC_SIMA_HTX0L4BasL 0x0044 > -#define HC_SIMA_HTX0L5BasL 0x0045 > -#define HC_SIMA_HTX0L6BasL 0x0046 > -#define HC_SIMA_HTX0L7BasL 0x0047 > -#define HC_SIMA_HTX0L8BasL 0x0048 > -#define HC_SIMA_HTX0L9BasL 0x0049 > -#define HC_SIMA_HTX0LaBasL 0x004a > -#define HC_SIMA_HTX0LbBasL 0x004b > -#define HC_SIMA_HTX0LcBasL 0x004c > -#define HC_SIMA_HTX0LdBasL 0x004d > -#define HC_SIMA_HTX0LeBasL 0x004e > -#define HC_SIMA_HTX0LfBasL 0x004f > -#define HC_SIMA_HTX0L10BasL 0x0050 > -#define HC_SIMA_HTX0L11BasL 0x0051 > -#define HC_SIMA_HTX0L012BasH 0x0052 > -#define HC_SIMA_HTX0L345BasH 0x0053 > -#define HC_SIMA_HTX0L678BasH 0x0054 > -#define HC_SIMA_HTX0L9abBasH 0x0055 > -#define HC_SIMA_HTX0LcdeBasH 0x0056 > -#define HC_SIMA_HTX0Lf1011BasH 0x0057 > -#define HC_SIMA_HTX0L0Pit 0x0058 > -#define HC_SIMA_HTX0L1Pit 0x0059 > -#define HC_SIMA_HTX0L2Pit 0x005a > -#define HC_SIMA_HTX0L3Pit 0x005b > -#define HC_SIMA_HTX0L4Pit 0x005c > -#define HC_SIMA_HTX0L5Pit 0x005d > -#define HC_SIMA_HTX0L6Pit 0x005e > -#define HC_SIMA_HTX0L7Pit 0x005f > -#define HC_SIMA_HTX0L8Pit 0x0060 > -#define HC_SIMA_HTX0L9Pit 0x0061 > -#define HC_SIMA_HTX0LaPit 0x0062 > -#define HC_SIMA_HTX0LbPit 0x0063 > -#define HC_SIMA_HTX0LcPit 0x0064 > -#define HC_SIMA_HTX0LdPit 0x0065 > -#define HC_SIMA_HTX0LePit 0x0066 > -#define HC_SIMA_HTX0LfPit 0x0067 > -#define HC_SIMA_HTX0L10Pit 0x0068 > -#define HC_SIMA_HTX0L11Pit 0x0069 > -#define HC_SIMA_HTX0L0_5WE 0x006a > -#define HC_SIMA_HTX0L6_bWE 0x006b > -#define HC_SIMA_HTX0Lc_11WE 0x006c > -#define HC_SIMA_HTX0L0_5HE 0x006d > -#define HC_SIMA_HTX0L6_bHE 0x006e > -#define HC_SIMA_HTX0Lc_11HE 0x006f > -#define HC_SIMA_HTX0L0OS 0x0070 > -#define HC_SIMA_HTX0TB 0x0071 > -#define HC_SIMA_HTX0MPMD 0x0072 > -#define HC_SIMA_HTX0CLODu 0x0073 > -#define HC_SIMA_HTX0FM 0x0074 > -#define HC_SIMA_HTX0TRCH 0x0075 > -#define HC_SIMA_HTX0TRCL 0x0076 > -#define HC_SIMA_HTX0TBC 0x0077 > -#define HC_SIMA_HTX0TRAH 0x0078 > -#define HC_SIMA_HTX0TBLCsat 0x0079 > -#define HC_SIMA_HTX0TBLCop 0x007a > -#define HC_SIMA_HTX0TBLMPfog 0x007b > -#define HC_SIMA_HTX0TBLAsat 0x007c > -#define HC_SIMA_HTX0TBLRCa 0x007d > -#define HC_SIMA_HTX0TBLRCb 0x007e > -#define HC_SIMA_HTX0TBLRCc 0x007f > -#define HC_SIMA_HTX0TBLRCbias 0x0080 > -#define HC_SIMA_HTX0TBLRAa 0x0081 > -#define HC_SIMA_HTX0TBLRFog 0x0082 > -#define HC_SIMA_HTX0BumpM00 0x0083 > -#define HC_SIMA_HTX0BumpM01 0x0084 > -#define HC_SIMA_HTX0BumpM10 0x0085 > -#define HC_SIMA_HTX0BumpM11 0x0086 > -#define HC_SIMA_HTX0LScale 0x0087 > -/*---- end of texture 0 setting ---- 0x008f > - */ > -#define HC_SIMA_TX0TX1_OFF 0x0050 > -/*---- start of texture 1 setting ---- > - */ > -#define HC_SIMA_HTX1L0BasL (HC_SIMA_HTX0L0BasL + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L1BasL (HC_SIMA_HTX0L1BasL + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L2BasL (HC_SIMA_HTX0L2BasL + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L3BasL (HC_SIMA_HTX0L3BasL + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L4BasL (HC_SIMA_HTX0L4BasL + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L5BasL (HC_SIMA_HTX0L5BasL + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L6BasL (HC_SIMA_HTX0L6BasL + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L7BasL (HC_SIMA_HTX0L7BasL + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L8BasL (HC_SIMA_HTX0L8BasL + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L9BasL (HC_SIMA_HTX0L9BasL + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1LaBasL (HC_SIMA_HTX0LaBasL + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1LbBasL (HC_SIMA_HTX0LbBasL + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1LcBasL (HC_SIMA_HTX0LcBasL + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1LdBasL (HC_SIMA_HTX0LdBasL + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1LeBasL (HC_SIMA_HTX0LeBasL + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1LfBasL (HC_SIMA_HTX0LfBasL + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L10BasL (HC_SIMA_HTX0L10BasL + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L11BasL (HC_SIMA_HTX0L11BasL + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L012BasH (HC_SIMA_HTX0L012BasH + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L345BasH (HC_SIMA_HTX0L345BasH + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L678BasH (HC_SIMA_HTX0L678BasH + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L9abBasH (HC_SIMA_HTX0L9abBasH + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1LcdeBasH (HC_SIMA_HTX0LcdeBasH + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1Lf1011BasH (HC_SIMA_HTX0Lf1011BasH + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L0Pit (HC_SIMA_HTX0L0Pit + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L1Pit (HC_SIMA_HTX0L1Pit + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L2Pit (HC_SIMA_HTX0L2Pit + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L3Pit (HC_SIMA_HTX0L3Pit + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L4Pit (HC_SIMA_HTX0L4Pit + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L5Pit (HC_SIMA_HTX0L5Pit + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L6Pit (HC_SIMA_HTX0L6Pit + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L7Pit (HC_SIMA_HTX0L7Pit + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L8Pit (HC_SIMA_HTX0L8Pit + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L9Pit (HC_SIMA_HTX0L9Pit + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1LaPit (HC_SIMA_HTX0LaPit + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1LbPit (HC_SIMA_HTX0LbPit + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1LcPit (HC_SIMA_HTX0LcPit + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1LdPit (HC_SIMA_HTX0LdPit + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1LePit (HC_SIMA_HTX0LePit + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1LfPit (HC_SIMA_HTX0LfPit + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L10Pit (HC_SIMA_HTX0L10Pit + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L11Pit (HC_SIMA_HTX0L11Pit + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L0_5WE (HC_SIMA_HTX0L0_5WE + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L6_bWE (HC_SIMA_HTX0L6_bWE + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1Lc_11WE (HC_SIMA_HTX0Lc_11WE + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L0_5HE (HC_SIMA_HTX0L0_5HE + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L6_bHE (HC_SIMA_HTX0L6_bHE + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1Lc_11HE (HC_SIMA_HTX0Lc_11HE + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1L0OS (HC_SIMA_HTX0L0OS + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1TB (HC_SIMA_HTX0TB + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1MPMD (HC_SIMA_HTX0MPMD + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1CLODu (HC_SIMA_HTX0CLODu + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1FM (HC_SIMA_HTX0FM + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1TRCH (HC_SIMA_HTX0TRCH + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1TRCL (HC_SIMA_HTX0TRCL + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1TBC (HC_SIMA_HTX0TBC + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1TRAH (HC_SIMA_HTX0TRAH + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1LTC (HC_SIMA_HTX0LTC + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1LTA (HC_SIMA_HTX0LTA + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1TBLCsat (HC_SIMA_HTX0TBLCsat + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1TBLCop (HC_SIMA_HTX0TBLCop + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1TBLMPfog (HC_SIMA_HTX0TBLMPfog + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1TBLAsat (HC_SIMA_HTX0TBLAsat + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1TBLRCa (HC_SIMA_HTX0TBLRCa + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1TBLRCb (HC_SIMA_HTX0TBLRCb + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1TBLRCc (HC_SIMA_HTX0TBLRCc + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1TBLRCbias (HC_SIMA_HTX0TBLRCbias + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1TBLRAa (HC_SIMA_HTX0TBLRAa + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1TBLRFog (HC_SIMA_HTX0TBLRFog + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1BumpM00 (HC_SIMA_HTX0BumpM00 + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1BumpM01 (HC_SIMA_HTX0BumpM01 + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1BumpM10 (HC_SIMA_HTX0BumpM10 + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1BumpM11 (HC_SIMA_HTX0BumpM11 + HC_SIMA_TX0TX1_OFF) > -#define HC_SIMA_HTX1LScale (HC_SIMA_HTX0LScale + HC_SIMA_TX0TX1_OFF) > -/*---- end of texture 1 setting ---- 0xaf > - */ > -#define HC_SIMA_HTXSMD 0x00b0 > -#define HC_SIMA_HenFIFOAT 0x00b1 > -#define HC_SIMA_HFBDrawFirst 0x00b2 > -#define HC_SIMA_HFBBasL 0x00b3 > -#define HC_SIMA_HTArbRCM 0x00b4 > -#define HC_SIMA_HTArbRZ 0x00b5 > -#define HC_SIMA_HTArbWZ 0x00b6 > -#define HC_SIMA_HTArbRTX 0x00b7 > -#define HC_SIMA_HTArbRCW 0x00b8 > -#define HC_SIMA_HTArbE2 0x00b9 > -#define HC_SIMA_HGEMITout 0x00ba > -#define HC_SIMA_HFthRTXD 0x00bb > -#define HC_SIMA_HFthRTXA 0x00bc > -/* Define the texture palette 0 > - */ > -#define HC_SIMA_HTP0 0x0100 > -#define HC_SIMA_HTP1 0x0200 > -#define HC_SIMA_FOGTABLE 0x0300 > -#define HC_SIMA_STIPPLE 0x0400 > -#define HC_SIMA_HE3Fire 0x0440 > -#define HC_SIMA_TRANS_SET 0x0441 > -#define HC_SIMA_HREngSt 0x0442 > -#define HC_SIMA_HRFIFOempty 0x0443 > -#define HC_SIMA_HRFIFOfull 0x0444 > -#define HC_SIMA_HRErr 0x0445 > -#define HC_SIMA_FIFOstatus 0x0446 > - > -/****************************************************************************** > -** Define the AGP command header. > -******************************************************************************/ > -#define HC_ACMD_MASK 0xfe000000 > -#define HC_ACMD_SUB_MASK 0x0c000000 > -#define HC_ACMD_HCmdA 0xee000000 > -#define HC_ACMD_HCmdB 0xec000000 > -#define HC_ACMD_HCmdC 0xea000000 > -#define HC_ACMD_H1 0xf0000000 > -#define HC_ACMD_H2 0xf2000000 > -#define HC_ACMD_H3 0xf4000000 > -#define HC_ACMD_H4 0xf6000000 > - > -#define HC_ACMD_H1IO_MASK 0x000001ff > -#define HC_ACMD_H2IO1_MASK 0x001ff000 > -#define HC_ACMD_H2IO2_MASK 0x000001ff > -#define HC_ACMD_H2IO1_SHIFT 12 > -#define HC_ACMD_H2IO2_SHIFT 0 > -#define HC_ACMD_H3IO_MASK 0x000001ff > -#define HC_ACMD_H3COUNT_MASK 0x01fff000 > -#define HC_ACMD_H3COUNT_SHIFT 12 > -#define HC_ACMD_H4ID_MASK 0x000001ff > -#define HC_ACMD_H4COUNT_MASK 0x01fffe00 > -#define HC_ACMD_H4COUNT_SHIFT 9 > - > -/******************************************************************************** > -** Define Header > -********************************************************************************/ > -#define HC_HEADER2 0xF210F110 > - > -/******************************************************************************** > -** Define Dummy Value > -********************************************************************************/ > -#define HC_DUMMY 0xCCCCCCCC > -/******************************************************************************** > -** Define for DMA use > -********************************************************************************/ > -#define HALCYON_HEADER2 0XF210F110 > -#define HALCYON_FIRECMD 0XEE100000 > -#define HALCYON_FIREMASK 0XFFF00000 > -#define HALCYON_CMDB 0XEC000000 > -#define HALCYON_CMDBMASK 0XFFFE0000 > -#define HALCYON_SUB_ADDR0 0X00000000 > -#define HALCYON_HEADER1MASK 0XFFFFFC00 > -#define HALCYON_HEADER1 0XF0000000 > -#define HC_SubA_HAGPBstL 0x0060 > -#define HC_SubA_HAGPBendL 0x0061 > -#define HC_SubA_HAGPCMNT 0x0062 > -#define HC_SubA_HAGPBpL 0x0063 > -#define HC_SubA_HAGPBpH 0x0064 > -#define HC_HAGPCMNT_MASK 0x00800000 > -#define HC_HCmdErrClr_MASK 0x00400000 > -#define HC_HAGPBendH_MASK 0x0000ff00 > -#define HC_HAGPBstH_MASK 0x000000ff > -#define HC_HAGPBendH_SHIFT 8 > -#define HC_HAGPBstH_SHIFT 0 > -#define HC_HAGPBpL_MASK 0x00fffffc > -#define HC_HAGPBpID_MASK 0x00000003 > -#define HC_HAGPBpID_PAUSE 0x00000000 > -#define HC_HAGPBpID_JUMP 0x00000001 > -#define HC_HAGPBpID_STOP 0x00000002 > -#define HC_HAGPBpH_MASK 0x00ffffff > - > -#define VIA_VIDEO_HEADER5 0xFE040000 > -#define VIA_VIDEO_HEADER6 0xFE050000 > -#define VIA_VIDEO_HEADER7 0xFE060000 > -#define VIA_VIDEOMASK 0xFFFF0000 > -#endif > diff --git a/drivers/gpu/drm/via/via_dma.c b/drivers/gpu/drm/via/via_dma.c > deleted file mode 100644 > index 177b0499abf1..000000000000 > --- a/drivers/gpu/drm/via/via_dma.c > +++ /dev/null > @@ -1,744 +0,0 @@ > -/* via_dma.c -- DMA support for the VIA Unichrome/Pro > - * > - * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. > - * All Rights Reserved. > - * > - * Copyright 2004 Digeo, Inc., Palo Alto, CA, U.S.A. > - * All Rights Reserved. > - * > - * Copyright 2004 The Unichrome project. > - * All Rights Reserved. > - * > - * Permission is hereby granted, free of charge, to any person obtaining a > - * copy of this software and associated documentation files (the "Software"), > - * to deal in the Software without restriction, including without limitation > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > - * and/or sell copies of the Software, and to permit persons to whom the > - * Software is furnished to do so, subject to the following conditions: > - * > - * The above copyright notice and this permission notice (including the > - * next paragraph) shall be included in all copies or substantial portions > - * of the Software. > - * > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > - * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, > - * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR > - * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE > - * USE OR OTHER DEALINGS IN THE SOFTWARE. > - * > - * Authors: > - * Tungsten Graphics, > - * Erdi Chen, > - * Thomas Hellstrom. > - */ > - > -#include <linux/delay.h> > -#include <linux/uaccess.h> > - > -#include <drm/drm.h> > -#include <drm/drm_device.h> > -#include <drm/drm_file.h> > -#include <drm/via_drm.h> > - > -#include "via_drv.h" > -#include "via_3d_reg.h" > - > -#define CMDBUF_ALIGNMENT_SIZE (0x100) > -#define CMDBUF_ALIGNMENT_MASK (0x0ff) > - > -/* defines for VIA 3D registers */ > -#define VIA_REG_STATUS 0x400 > -#define VIA_REG_TRANSET 0x43C > -#define VIA_REG_TRANSPACE 0x440 > - > -/* VIA_REG_STATUS(0x400): Engine Status */ > -#define VIA_CMD_RGTR_BUSY 0x00000080 /* Command Regulator is busy */ > -#define VIA_2D_ENG_BUSY 0x00000001 /* 2D Engine is busy */ > -#define VIA_3D_ENG_BUSY 0x00000002 /* 3D Engine is busy */ > -#define VIA_VR_QUEUE_BUSY 0x00020000 /* Virtual Queue is busy */ > - > -#define SetReg2DAGP(nReg, nData) { \ > - *((uint32_t *)(vb)) = ((nReg) >> 2) | HALCYON_HEADER1; \ > - *((uint32_t *)(vb) + 1) = (nData); \ > - vb = ((uint32_t *)vb) + 2; \ > - dev_priv->dma_low += 8; \ > -} > - > -#define via_flush_write_combine() mb() > - > -#define VIA_OUT_RING_QW(w1, w2) do { \ > - *vb++ = (w1); \ > - *vb++ = (w2); \ > - dev_priv->dma_low += 8; \ > -} while (0) > - > -static void via_cmdbuf_start(drm_via_private_t *dev_priv); > -static void via_cmdbuf_pause(drm_via_private_t *dev_priv); > -static void via_cmdbuf_reset(drm_via_private_t *dev_priv); > -static void via_cmdbuf_rewind(drm_via_private_t *dev_priv); > -static int via_wait_idle(drm_via_private_t *dev_priv); > -static void via_pad_cache(drm_via_private_t *dev_priv, int qwords); > - > -/* > - * Free space in command buffer. > - */ > - > -static uint32_t via_cmdbuf_space(drm_via_private_t *dev_priv) > -{ > - uint32_t agp_base = dev_priv->dma_offset + (uint32_t) dev_priv->agpAddr; > - uint32_t hw_addr = *(dev_priv->hw_addr_ptr) - agp_base; > - > - return ((hw_addr <= dev_priv->dma_low) ? > - (dev_priv->dma_high + hw_addr - dev_priv->dma_low) : > - (hw_addr - dev_priv->dma_low)); > -} > - > -/* > - * How much does the command regulator lag behind? > - */ > - > -static uint32_t via_cmdbuf_lag(drm_via_private_t *dev_priv) > -{ > - uint32_t agp_base = dev_priv->dma_offset + (uint32_t) dev_priv->agpAddr; > - uint32_t hw_addr = *(dev_priv->hw_addr_ptr) - agp_base; > - > - return ((hw_addr <= dev_priv->dma_low) ? > - (dev_priv->dma_low - hw_addr) : > - (dev_priv->dma_wrap + dev_priv->dma_low - hw_addr)); > -} > - > -/* > - * Check that the given size fits in the buffer, otherwise wait. > - */ > - > -static inline int > -via_cmdbuf_wait(drm_via_private_t *dev_priv, unsigned int size) > -{ > - uint32_t agp_base = dev_priv->dma_offset + (uint32_t) dev_priv->agpAddr; > - uint32_t cur_addr, hw_addr, next_addr; > - volatile uint32_t *hw_addr_ptr; > - uint32_t count; > - hw_addr_ptr = dev_priv->hw_addr_ptr; > - cur_addr = dev_priv->dma_low; > - next_addr = cur_addr + size + 512 * 1024; > - count = 1000000; > - do { > - hw_addr = *hw_addr_ptr - agp_base; > - if (count-- == 0) { > - DRM_ERROR > - ("via_cmdbuf_wait timed out hw %x cur_addr %x next_addr %x\n", > - hw_addr, cur_addr, next_addr); > - return -1; > - } > - if ((cur_addr < hw_addr) && (next_addr >= hw_addr)) > - msleep(1); > - } while ((cur_addr < hw_addr) && (next_addr >= hw_addr)); > - return 0; > -} > - > -/* > - * Checks whether buffer head has reach the end. Rewind the ring buffer > - * when necessary. > - * > - * Returns virtual pointer to ring buffer. > - */ > - > -static inline uint32_t *via_check_dma(drm_via_private_t * dev_priv, > - unsigned int size) > -{ > - if ((dev_priv->dma_low + size + 4 * CMDBUF_ALIGNMENT_SIZE) > > - dev_priv->dma_high) { > - via_cmdbuf_rewind(dev_priv); > - } > - if (via_cmdbuf_wait(dev_priv, size) != 0) > - return NULL; > - > - return (uint32_t *) (dev_priv->dma_ptr + dev_priv->dma_low); > -} > - > -int via_dma_cleanup(struct drm_device *dev) > -{ > - if (dev->dev_private) { > - drm_via_private_t *dev_priv = > - (drm_via_private_t *) dev->dev_private; > - > - if (dev_priv->ring.virtual_start) { > - via_cmdbuf_reset(dev_priv); > - > - drm_legacy_ioremapfree(&dev_priv->ring.map, dev); > - dev_priv->ring.virtual_start = NULL; > - } > - > - } > - > - return 0; > -} > - > -static int via_initialize(struct drm_device *dev, > - drm_via_private_t *dev_priv, > - drm_via_dma_init_t *init) > -{ > - if (!dev_priv || !dev_priv->mmio) { > - DRM_ERROR("via_dma_init called before via_map_init\n"); > - return -EFAULT; > - } > - > - if (dev_priv->ring.virtual_start != NULL) { > - DRM_ERROR("called again without calling cleanup\n"); > - return -EFAULT; > - } > - > - if (!dev->agp || !dev->agp->base) { > - DRM_ERROR("called with no agp memory available\n"); > - return -EFAULT; > - } > - > - if (dev_priv->chipset == VIA_DX9_0) { > - DRM_ERROR("AGP DMA is not supported on this chip\n"); > - return -EINVAL; > - } > - > - dev_priv->ring.map.offset = dev->agp->base + init->offset; > - dev_priv->ring.map.size = init->size; > - dev_priv->ring.map.type = 0; > - dev_priv->ring.map.flags = 0; > - dev_priv->ring.map.mtrr = 0; > - > - drm_legacy_ioremap(&dev_priv->ring.map, dev); > - > - if (dev_priv->ring.map.handle == NULL) { > - via_dma_cleanup(dev); > - DRM_ERROR("can not ioremap virtual address for" > - " ring buffer\n"); > - return -ENOMEM; > - } > - > - dev_priv->ring.virtual_start = dev_priv->ring.map.handle; > - > - dev_priv->dma_ptr = dev_priv->ring.virtual_start; > - dev_priv->dma_low = 0; > - dev_priv->dma_high = init->size; > - dev_priv->dma_wrap = init->size; > - dev_priv->dma_offset = init->offset; > - dev_priv->last_pause_ptr = NULL; > - dev_priv->hw_addr_ptr = > - (volatile uint32_t *)((char *)dev_priv->mmio->handle + > - init->reg_pause_addr); > - > - via_cmdbuf_start(dev_priv); > - > - return 0; > -} > - > -static int via_dma_init(struct drm_device *dev, void *data, struct drm_file *file_priv) > -{ > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > - drm_via_dma_init_t *init = data; > - int retcode = 0; > - > - switch (init->func) { > - case VIA_INIT_DMA: > - if (!capable(CAP_SYS_ADMIN)) > - retcode = -EPERM; > - else > - retcode = via_initialize(dev, dev_priv, init); > - break; > - case VIA_CLEANUP_DMA: > - if (!capable(CAP_SYS_ADMIN)) > - retcode = -EPERM; > - else > - retcode = via_dma_cleanup(dev); > - break; > - case VIA_DMA_INITIALIZED: > - retcode = (dev_priv->ring.virtual_start != NULL) ? > - 0 : -EFAULT; > - break; > - default: > - retcode = -EINVAL; > - break; > - } > - > - return retcode; > -} > - > -static int via_dispatch_cmdbuffer(struct drm_device *dev, drm_via_cmdbuffer_t *cmd) > -{ > - drm_via_private_t *dev_priv; > - uint32_t *vb; > - int ret; > - > - dev_priv = (drm_via_private_t *) dev->dev_private; > - > - if (dev_priv->ring.virtual_start == NULL) { > - DRM_ERROR("called without initializing AGP ring buffer.\n"); > - return -EFAULT; > - } > - > - if (cmd->size > VIA_PCI_BUF_SIZE) > - return -ENOMEM; > - > - if (copy_from_user(dev_priv->pci_buf, cmd->buf, cmd->size)) > - return -EFAULT; > - > - /* > - * Running this function on AGP memory is dead slow. Therefore > - * we run it on a temporary cacheable system memory buffer and > - * copy it to AGP memory when ready. > - */ > - > - if ((ret = > - via_verify_command_stream((uint32_t *) dev_priv->pci_buf, > - cmd->size, dev, 1))) { > - return ret; > - } > - > - vb = via_check_dma(dev_priv, (cmd->size < 0x100) ? 0x102 : cmd->size); > - if (vb == NULL) > - return -EAGAIN; > - > - memcpy(vb, dev_priv->pci_buf, cmd->size); > - > - dev_priv->dma_low += cmd->size; > - > - /* > - * Small submissions somehow stalls the CPU. (AGP cache effects?) > - * pad to greater size. > - */ > - > - if (cmd->size < 0x100) > - via_pad_cache(dev_priv, (0x100 - cmd->size) >> 3); > - via_cmdbuf_pause(dev_priv); > - > - return 0; > -} > - > -int via_driver_dma_quiescent(struct drm_device *dev) > -{ > - drm_via_private_t *dev_priv = dev->dev_private; > - > - if (!via_wait_idle(dev_priv)) > - return -EBUSY; > - return 0; > -} > - > -static int via_flush_ioctl(struct drm_device *dev, void *data, struct drm_file *file_priv) > -{ > - > - LOCK_TEST_WITH_RETURN(dev, file_priv); > - > - return via_driver_dma_quiescent(dev); > -} > - > -static int via_cmdbuffer(struct drm_device *dev, void *data, struct drm_file *file_priv) > -{ > - drm_via_cmdbuffer_t *cmdbuf = data; > - int ret; > - > - LOCK_TEST_WITH_RETURN(dev, file_priv); > - > - DRM_DEBUG("buf %p size %lu\n", cmdbuf->buf, cmdbuf->size); > - > - ret = via_dispatch_cmdbuffer(dev, cmdbuf); > - return ret; > -} > - > -static int via_dispatch_pci_cmdbuffer(struct drm_device *dev, > - drm_via_cmdbuffer_t *cmd) > -{ > - drm_via_private_t *dev_priv = dev->dev_private; > - int ret; > - > - if (cmd->size > VIA_PCI_BUF_SIZE) > - return -ENOMEM; > - if (copy_from_user(dev_priv->pci_buf, cmd->buf, cmd->size)) > - return -EFAULT; > - > - if ((ret = > - via_verify_command_stream((uint32_t *) dev_priv->pci_buf, > - cmd->size, dev, 0))) { > - return ret; > - } > - > - ret = > - via_parse_command_stream(dev, (const uint32_t *)dev_priv->pci_buf, > - cmd->size); > - return ret; > -} > - > -static int via_pci_cmdbuffer(struct drm_device *dev, void *data, struct drm_file *file_priv) > -{ > - drm_via_cmdbuffer_t *cmdbuf = data; > - int ret; > - > - LOCK_TEST_WITH_RETURN(dev, file_priv); > - > - DRM_DEBUG("buf %p size %lu\n", cmdbuf->buf, cmdbuf->size); > - > - ret = via_dispatch_pci_cmdbuffer(dev, cmdbuf); > - return ret; > -} > - > -static inline uint32_t *via_align_buffer(drm_via_private_t *dev_priv, > - uint32_t * vb, int qw_count) > -{ > - for (; qw_count > 0; --qw_count) > - VIA_OUT_RING_QW(HC_DUMMY, HC_DUMMY); > - return vb; > -} > - > -/* > - * This function is used internally by ring buffer management code. > - * > - * Returns virtual pointer to ring buffer. > - */ > -static inline uint32_t *via_get_dma(drm_via_private_t *dev_priv) > -{ > - return (uint32_t *) (dev_priv->dma_ptr + dev_priv->dma_low); > -} > - > -/* > - * Hooks a segment of data into the tail of the ring-buffer by > - * modifying the pause address stored in the buffer itself. If > - * the regulator has already paused, restart it. > - */ > -static int via_hook_segment(drm_via_private_t *dev_priv, > - uint32_t pause_addr_hi, uint32_t pause_addr_lo, > - int no_pci_fire) > -{ > - int paused, count; > - volatile uint32_t *paused_at = dev_priv->last_pause_ptr; > - uint32_t reader, ptr; > - uint32_t diff; > - > - paused = 0; > - via_flush_write_combine(); > - (void) *(volatile uint32_t *)(via_get_dma(dev_priv) - 1); > - > - *paused_at = pause_addr_lo; > - via_flush_write_combine(); > - (void) *paused_at; > - > - reader = *(dev_priv->hw_addr_ptr); > - ptr = ((volatile char *)paused_at - dev_priv->dma_ptr) + > - dev_priv->dma_offset + (uint32_t) dev_priv->agpAddr + 4; > - > - dev_priv->last_pause_ptr = via_get_dma(dev_priv) - 1; > - > - /* > - * If there is a possibility that the command reader will > - * miss the new pause address and pause on the old one, > - * In that case we need to program the new start address > - * using PCI. > - */ > - > - diff = (uint32_t) (ptr - reader) - dev_priv->dma_diff; > - count = 10000000; > - while (diff == 0 && count--) { > - paused = (via_read(dev_priv, 0x41c) & 0x80000000); > - if (paused) > - break; > - reader = *(dev_priv->hw_addr_ptr); > - diff = (uint32_t) (ptr - reader) - dev_priv->dma_diff; > - } > - > - paused = via_read(dev_priv, 0x41c) & 0x80000000; > - > - if (paused && !no_pci_fire) { > - reader = *(dev_priv->hw_addr_ptr); > - diff = (uint32_t) (ptr - reader) - dev_priv->dma_diff; > - diff &= (dev_priv->dma_high - 1); > - if (diff != 0 && diff < (dev_priv->dma_high >> 1)) { > - DRM_ERROR("Paused at incorrect address. " > - "0x%08x, 0x%08x 0x%08x\n", > - ptr, reader, dev_priv->dma_diff); > - } else if (diff == 0) { > - /* > - * There is a concern that these writes may stall the PCI bus > - * if the GPU is not idle. However, idling the GPU first > - * doesn't make a difference. > - */ > - > - via_write(dev_priv, VIA_REG_TRANSET, (HC_ParaType_PreCR << 16)); > - via_write(dev_priv, VIA_REG_TRANSPACE, pause_addr_hi); > - via_write(dev_priv, VIA_REG_TRANSPACE, pause_addr_lo); > - via_read(dev_priv, VIA_REG_TRANSPACE); > - } > - } > - return paused; > -} > - > -static int via_wait_idle(drm_via_private_t *dev_priv) > -{ > - int count = 10000000; > - > - while (!(via_read(dev_priv, VIA_REG_STATUS) & VIA_VR_QUEUE_BUSY) && --count) > - ; > - > - while (count && (via_read(dev_priv, VIA_REG_STATUS) & > - (VIA_CMD_RGTR_BUSY | VIA_2D_ENG_BUSY | > - VIA_3D_ENG_BUSY))) > - --count; > - return count; > -} > - > -static uint32_t *via_align_cmd(drm_via_private_t *dev_priv, uint32_t cmd_type, > - uint32_t addr, uint32_t *cmd_addr_hi, > - uint32_t *cmd_addr_lo, int skip_wait) > -{ > - uint32_t agp_base; > - uint32_t cmd_addr, addr_lo, addr_hi; > - uint32_t *vb; > - uint32_t qw_pad_count; > - > - if (!skip_wait) > - via_cmdbuf_wait(dev_priv, 2 * CMDBUF_ALIGNMENT_SIZE); > - > - vb = via_get_dma(dev_priv); > - VIA_OUT_RING_QW(HC_HEADER2 | ((VIA_REG_TRANSET >> 2) << 12) | > - (VIA_REG_TRANSPACE >> 2), HC_ParaType_PreCR << 16); > - agp_base = dev_priv->dma_offset + (uint32_t) dev_priv->agpAddr; > - qw_pad_count = (CMDBUF_ALIGNMENT_SIZE >> 3) - > - ((dev_priv->dma_low & CMDBUF_ALIGNMENT_MASK) >> 3); > - > - cmd_addr = (addr) ? addr : > - agp_base + dev_priv->dma_low - 8 + (qw_pad_count << 3); > - addr_lo = ((HC_SubA_HAGPBpL << 24) | (cmd_type & HC_HAGPBpID_MASK) | > - (cmd_addr & HC_HAGPBpL_MASK)); > - addr_hi = ((HC_SubA_HAGPBpH << 24) | (cmd_addr >> 24)); > - > - vb = via_align_buffer(dev_priv, vb, qw_pad_count - 1); > - VIA_OUT_RING_QW(*cmd_addr_hi = addr_hi, *cmd_addr_lo = addr_lo); > - return vb; > -} > - > -static void via_cmdbuf_start(drm_via_private_t *dev_priv) > -{ > - uint32_t pause_addr_lo, pause_addr_hi; > - uint32_t start_addr, start_addr_lo; > - uint32_t end_addr, end_addr_lo; > - uint32_t command; > - uint32_t agp_base; > - uint32_t ptr; > - uint32_t reader; > - int count; > - > - dev_priv->dma_low = 0; > - > - agp_base = dev_priv->dma_offset + (uint32_t) dev_priv->agpAddr; > - start_addr = agp_base; > - end_addr = agp_base + dev_priv->dma_high; > - > - start_addr_lo = ((HC_SubA_HAGPBstL << 24) | (start_addr & 0xFFFFFF)); > - end_addr_lo = ((HC_SubA_HAGPBendL << 24) | (end_addr & 0xFFFFFF)); > - command = ((HC_SubA_HAGPCMNT << 24) | (start_addr >> 24) | > - ((end_addr & 0xff000000) >> 16)); > - > - dev_priv->last_pause_ptr = > - via_align_cmd(dev_priv, HC_HAGPBpID_PAUSE, 0, > - &pause_addr_hi, &pause_addr_lo, 1) - 1; > - > - via_flush_write_combine(); > - (void) *(volatile uint32_t *)dev_priv->last_pause_ptr; > - > - via_write(dev_priv, VIA_REG_TRANSET, (HC_ParaType_PreCR << 16)); > - via_write(dev_priv, VIA_REG_TRANSPACE, command); > - via_write(dev_priv, VIA_REG_TRANSPACE, start_addr_lo); > - via_write(dev_priv, VIA_REG_TRANSPACE, end_addr_lo); > - > - via_write(dev_priv, VIA_REG_TRANSPACE, pause_addr_hi); > - via_write(dev_priv, VIA_REG_TRANSPACE, pause_addr_lo); > - wmb(); > - via_write(dev_priv, VIA_REG_TRANSPACE, command | HC_HAGPCMNT_MASK); > - via_read(dev_priv, VIA_REG_TRANSPACE); > - > - dev_priv->dma_diff = 0; > - > - count = 10000000; > - while (!(via_read(dev_priv, 0x41c) & 0x80000000) && count--); > - > - reader = *(dev_priv->hw_addr_ptr); > - ptr = ((volatile char *)dev_priv->last_pause_ptr - dev_priv->dma_ptr) + > - dev_priv->dma_offset + (uint32_t) dev_priv->agpAddr + 4; > - > - /* > - * This is the difference between where we tell the > - * command reader to pause and where it actually pauses. > - * This differs between hw implementation so we need to > - * detect it. > - */ > - > - dev_priv->dma_diff = ptr - reader; > -} > - > -static void via_pad_cache(drm_via_private_t *dev_priv, int qwords) > -{ > - uint32_t *vb; > - > - via_cmdbuf_wait(dev_priv, qwords + 2); > - vb = via_get_dma(dev_priv); > - VIA_OUT_RING_QW(HC_HEADER2, HC_ParaType_NotTex << 16); > - via_align_buffer(dev_priv, vb, qwords); > -} > - > -static inline void via_dummy_bitblt(drm_via_private_t *dev_priv) > -{ > - uint32_t *vb = via_get_dma(dev_priv); > - SetReg2DAGP(0x0C, (0 | (0 << 16))); > - SetReg2DAGP(0x10, 0 | (0 << 16)); > - SetReg2DAGP(0x0, 0x1 | 0x2000 | 0xAA000000); > -} > - > -static void via_cmdbuf_jump(drm_via_private_t *dev_priv) > -{ > - uint32_t pause_addr_lo, pause_addr_hi; > - uint32_t jump_addr_lo, jump_addr_hi; > - volatile uint32_t *last_pause_ptr; > - uint32_t dma_low_save1, dma_low_save2; > - > - via_align_cmd(dev_priv, HC_HAGPBpID_JUMP, 0, &jump_addr_hi, > - &jump_addr_lo, 0); > - > - dev_priv->dma_wrap = dev_priv->dma_low; > - > - /* > - * Wrap command buffer to the beginning. > - */ > - > - dev_priv->dma_low = 0; > - if (via_cmdbuf_wait(dev_priv, CMDBUF_ALIGNMENT_SIZE) != 0) > - DRM_ERROR("via_cmdbuf_jump failed\n"); > - > - via_dummy_bitblt(dev_priv); > - via_dummy_bitblt(dev_priv); > - > - last_pause_ptr = > - via_align_cmd(dev_priv, HC_HAGPBpID_PAUSE, 0, &pause_addr_hi, > - &pause_addr_lo, 0) - 1; > - via_align_cmd(dev_priv, HC_HAGPBpID_PAUSE, 0, &pause_addr_hi, > - &pause_addr_lo, 0); > - > - *last_pause_ptr = pause_addr_lo; > - dma_low_save1 = dev_priv->dma_low; > - > - /* > - * Now, set a trap that will pause the regulator if it tries to rerun the old > - * command buffer. (Which may happen if via_hook_segment detecs a command regulator pause > - * and reissues the jump command over PCI, while the regulator has already taken the jump > - * and actually paused at the current buffer end). > - * There appears to be no other way to detect this condition, since the hw_addr_pointer > - * does not seem to get updated immediately when a jump occurs. > - */ > - > - last_pause_ptr = > - via_align_cmd(dev_priv, HC_HAGPBpID_PAUSE, 0, &pause_addr_hi, > - &pause_addr_lo, 0) - 1; > - via_align_cmd(dev_priv, HC_HAGPBpID_PAUSE, 0, &pause_addr_hi, > - &pause_addr_lo, 0); > - *last_pause_ptr = pause_addr_lo; > - > - dma_low_save2 = dev_priv->dma_low; > - dev_priv->dma_low = dma_low_save1; > - via_hook_segment(dev_priv, jump_addr_hi, jump_addr_lo, 0); > - dev_priv->dma_low = dma_low_save2; > - via_hook_segment(dev_priv, pause_addr_hi, pause_addr_lo, 0); > -} > - > - > -static void via_cmdbuf_rewind(drm_via_private_t *dev_priv) > -{ > - via_cmdbuf_jump(dev_priv); > -} > - > -static void via_cmdbuf_flush(drm_via_private_t *dev_priv, uint32_t cmd_type) > -{ > - uint32_t pause_addr_lo, pause_addr_hi; > - > - via_align_cmd(dev_priv, cmd_type, 0, &pause_addr_hi, &pause_addr_lo, 0); > - via_hook_segment(dev_priv, pause_addr_hi, pause_addr_lo, 0); > -} > - > -static void via_cmdbuf_pause(drm_via_private_t *dev_priv) > -{ > - via_cmdbuf_flush(dev_priv, HC_HAGPBpID_PAUSE); > -} > - > -static void via_cmdbuf_reset(drm_via_private_t *dev_priv) > -{ > - via_cmdbuf_flush(dev_priv, HC_HAGPBpID_STOP); > - via_wait_idle(dev_priv); > -} > - > -/* > - * User interface to the space and lag functions. > - */ > - > -static int via_cmdbuf_size(struct drm_device *dev, void *data, struct drm_file *file_priv) > -{ > - drm_via_cmdbuf_size_t *d_siz = data; > - int ret = 0; > - uint32_t tmp_size, count; > - drm_via_private_t *dev_priv; > - > - DRM_DEBUG("\n"); > - LOCK_TEST_WITH_RETURN(dev, file_priv); > - > - dev_priv = (drm_via_private_t *) dev->dev_private; > - > - if (dev_priv->ring.virtual_start == NULL) { > - DRM_ERROR("called without initializing AGP ring buffer.\n"); > - return -EFAULT; > - } > - > - count = 1000000; > - tmp_size = d_siz->size; > - switch (d_siz->func) { > - case VIA_CMDBUF_SPACE: > - while (((tmp_size = via_cmdbuf_space(dev_priv)) < d_siz->size) > - && --count) { > - if (!d_siz->wait) > - break; > - } > - if (!count) { > - DRM_ERROR("VIA_CMDBUF_SPACE timed out.\n"); > - ret = -EAGAIN; > - } > - break; > - case VIA_CMDBUF_LAG: > - while (((tmp_size = via_cmdbuf_lag(dev_priv)) > d_siz->size) > - && --count) { > - if (!d_siz->wait) > - break; > - } > - if (!count) { > - DRM_ERROR("VIA_CMDBUF_LAG timed out.\n"); > - ret = -EAGAIN; > - } > - break; > - default: > - ret = -EFAULT; > - } > - d_siz->size = tmp_size; > - > - return ret; > -} > - > -const struct drm_ioctl_desc via_ioctls[] = { > - DRM_IOCTL_DEF_DRV(VIA_ALLOCMEM, via_mem_alloc, DRM_AUTH), > - DRM_IOCTL_DEF_DRV(VIA_FREEMEM, via_mem_free, DRM_AUTH), > - DRM_IOCTL_DEF_DRV(VIA_AGP_INIT, via_agp_init, DRM_AUTH|DRM_MASTER), > - DRM_IOCTL_DEF_DRV(VIA_FB_INIT, via_fb_init, DRM_AUTH|DRM_MASTER), > - DRM_IOCTL_DEF_DRV(VIA_MAP_INIT, via_map_init, DRM_AUTH|DRM_MASTER), > - DRM_IOCTL_DEF_DRV(VIA_DEC_FUTEX, via_decoder_futex, DRM_AUTH), > - DRM_IOCTL_DEF_DRV(VIA_DMA_INIT, via_dma_init, DRM_AUTH), > - DRM_IOCTL_DEF_DRV(VIA_CMDBUFFER, via_cmdbuffer, DRM_AUTH), > - DRM_IOCTL_DEF_DRV(VIA_FLUSH, via_flush_ioctl, DRM_AUTH), > - DRM_IOCTL_DEF_DRV(VIA_PCICMD, via_pci_cmdbuffer, DRM_AUTH), > - DRM_IOCTL_DEF_DRV(VIA_CMDBUF_SIZE, via_cmdbuf_size, DRM_AUTH), > - DRM_IOCTL_DEF_DRV(VIA_WAIT_IRQ, via_wait_irq, DRM_AUTH), > - DRM_IOCTL_DEF_DRV(VIA_DMA_BLIT, via_dma_blit, DRM_AUTH), > - DRM_IOCTL_DEF_DRV(VIA_BLIT_SYNC, via_dma_blit_sync, DRM_AUTH) > -}; > - > -int via_max_ioctl = ARRAY_SIZE(via_ioctls); > diff --git a/drivers/gpu/drm/via/via_dmablit.c b/drivers/gpu/drm/via/via_dmablit.c > deleted file mode 100644 > index e016a4d62090..000000000000 > --- a/drivers/gpu/drm/via/via_dmablit.c > +++ /dev/null > @@ -1,807 +0,0 @@ > -/* via_dmablit.c -- PCI DMA BitBlt support for the VIA Unichrome/Pro > - * > - * Copyright (C) 2005 Thomas Hellstrom, All Rights Reserved. > - * > - * Permission is hereby granted, free of charge, to any person obtaining a > - * copy of this software and associated documentation files (the "Software"), > - * to deal in the Software without restriction, including without limitation > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > - * and/or sell copies of the Software, and to permit persons to whom the > - * Software is furnished to do so, subject to the following conditions: > - * > - * The above copyright notice and this permission notice (including the > - * next paragraph) shall be included in all copies or substantial portions > - * of the Software. > - * > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > - * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, > - * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR > - * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE > - * USE OR OTHER DEALINGS IN THE SOFTWARE. > - * > - * Authors: > - * Thomas Hellstrom. > - * Partially based on code obtained from Digeo Inc. > - */ > - > - > -/* > - * Unmaps the DMA mappings. > - * FIXME: Is this a NoOp on x86? Also > - * FIXME: What happens if this one is called and a pending blit has previously done > - * the same DMA mappings? > - */ > - > -#include <linux/pagemap.h> > -#include <linux/pci.h> > -#include <linux/slab.h> > -#include <linux/vmalloc.h> > - > -#include <drm/drm_device.h> > -#include <drm/via_drm.h> > - > -#include "via_dmablit.h" > -#include "via_drv.h" > - > -#define VIA_PGDN(x) (((unsigned long)(x)) & PAGE_MASK) > -#define VIA_PGOFF(x) (((unsigned long)(x)) & ~PAGE_MASK) > -#define VIA_PFN(x) ((unsigned long)(x) >> PAGE_SHIFT) > - > -typedef struct _drm_via_descriptor { > - uint32_t mem_addr; > - uint32_t dev_addr; > - uint32_t size; > - uint32_t next; > -} drm_via_descriptor_t; > - > - > -/* > - * Unmap a DMA mapping. > - */ > - > - > - > -static void > -via_unmap_blit_from_device(struct pci_dev *pdev, drm_via_sg_info_t *vsg) > -{ > - int num_desc = vsg->num_desc; > - unsigned cur_descriptor_page = num_desc / vsg->descriptors_per_page; > - unsigned descriptor_this_page = num_desc % vsg->descriptors_per_page; > - drm_via_descriptor_t *desc_ptr = vsg->desc_pages[cur_descriptor_page] + > - descriptor_this_page; > - dma_addr_t next = vsg->chain_start; > - > - while (num_desc--) { > - if (descriptor_this_page-- == 0) { > - cur_descriptor_page--; > - descriptor_this_page = vsg->descriptors_per_page - 1; > - desc_ptr = vsg->desc_pages[cur_descriptor_page] + > - descriptor_this_page; > - } > - dma_unmap_single(&pdev->dev, next, sizeof(*desc_ptr), DMA_TO_DEVICE); > - dma_unmap_page(&pdev->dev, desc_ptr->mem_addr, desc_ptr->size, vsg->direction); > - next = (dma_addr_t) desc_ptr->next; > - desc_ptr--; > - } > -} > - > -/* > - * If mode = 0, count how many descriptors are needed. > - * If mode = 1, Map the DMA pages for the device, put together and map also the descriptors. > - * Descriptors are run in reverse order by the hardware because we are not allowed to update the > - * 'next' field without syncing calls when the descriptor is already mapped. > - */ > - > -static void > -via_map_blit_for_device(struct pci_dev *pdev, > - const drm_via_dmablit_t *xfer, > - drm_via_sg_info_t *vsg, > - int mode) > -{ > - unsigned cur_descriptor_page = 0; > - unsigned num_descriptors_this_page = 0; > - unsigned char *mem_addr = xfer->mem_addr; > - unsigned char *cur_mem; > - unsigned char *first_addr = (unsigned char *)VIA_PGDN(mem_addr); > - uint32_t fb_addr = xfer->fb_addr; > - uint32_t cur_fb; > - unsigned long line_len; > - unsigned remaining_len; > - int num_desc = 0; > - int cur_line; > - dma_addr_t next = 0 | VIA_DMA_DPR_EC; > - drm_via_descriptor_t *desc_ptr = NULL; > - > - if (mode == 1) > - desc_ptr = vsg->desc_pages[cur_descriptor_page]; > - > - for (cur_line = 0; cur_line < xfer->num_lines; ++cur_line) { > - > - line_len = xfer->line_length; > - cur_fb = fb_addr; > - cur_mem = mem_addr; > - > - while (line_len > 0) { > - > - remaining_len = min(PAGE_SIZE-VIA_PGOFF(cur_mem), line_len); > - line_len -= remaining_len; > - > - if (mode == 1) { > - desc_ptr->mem_addr = > - dma_map_page(&pdev->dev, > - vsg->pages[VIA_PFN(cur_mem) - > - VIA_PFN(first_addr)], > - VIA_PGOFF(cur_mem), remaining_len, > - vsg->direction); > - desc_ptr->dev_addr = cur_fb; > - > - desc_ptr->size = remaining_len; > - desc_ptr->next = (uint32_t) next; > - next = dma_map_single(&pdev->dev, desc_ptr, sizeof(*desc_ptr), > - DMA_TO_DEVICE); > - desc_ptr++; > - if (++num_descriptors_this_page >= vsg->descriptors_per_page) { > - num_descriptors_this_page = 0; > - desc_ptr = vsg->desc_pages[++cur_descriptor_page]; > - } > - } > - > - num_desc++; > - cur_mem += remaining_len; > - cur_fb += remaining_len; > - } > - > - mem_addr += xfer->mem_stride; > - fb_addr += xfer->fb_stride; > - } > - > - if (mode == 1) { > - vsg->chain_start = next; > - vsg->state = dr_via_device_mapped; > - } > - vsg->num_desc = num_desc; > -} > - > -/* > - * Function that frees up all resources for a blit. It is usable even if the > - * blit info has only been partially built as long as the status enum is consistent > - * with the actual status of the used resources. > - */ > - > - > -static void > -via_free_sg_info(struct pci_dev *pdev, drm_via_sg_info_t *vsg) > -{ > - int i; > - > - switch (vsg->state) { > - case dr_via_device_mapped: > - via_unmap_blit_from_device(pdev, vsg); > - fallthrough; > - case dr_via_desc_pages_alloc: > - for (i = 0; i < vsg->num_desc_pages; ++i) { > - if (vsg->desc_pages[i] != NULL) > - free_page((unsigned long)vsg->desc_pages[i]); > - } > - kfree(vsg->desc_pages); > - fallthrough; > - case dr_via_pages_locked: > - unpin_user_pages_dirty_lock(vsg->pages, vsg->num_pages, > - (vsg->direction == DMA_FROM_DEVICE)); > - fallthrough; > - case dr_via_pages_alloc: > - vfree(vsg->pages); > - fallthrough; > - default: > - vsg->state = dr_via_sg_init; > - } > - vfree(vsg->bounce_buffer); > - vsg->bounce_buffer = NULL; > - vsg->free_on_sequence = 0; > -} > - > -/* > - * Fire a blit engine. > - */ > - > -static void > -via_fire_dmablit(struct drm_device *dev, drm_via_sg_info_t *vsg, int engine) > -{ > - drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; > - > - via_write(dev_priv, VIA_PCI_DMA_MAR0 + engine*0x10, 0); > - via_write(dev_priv, VIA_PCI_DMA_DAR0 + engine*0x10, 0); > - via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_DD | VIA_DMA_CSR_TD | > - VIA_DMA_CSR_DE); > - via_write(dev_priv, VIA_PCI_DMA_MR0 + engine*0x04, VIA_DMA_MR_CM | VIA_DMA_MR_TDIE); > - via_write(dev_priv, VIA_PCI_DMA_BCR0 + engine*0x10, 0); > - via_write(dev_priv, VIA_PCI_DMA_DPR0 + engine*0x10, vsg->chain_start); > - wmb(); > - via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_DE | VIA_DMA_CSR_TS); > - via_read(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04); > -} > - > -/* > - * Obtain a page pointer array and lock all pages into system memory. A segmentation violation will > - * occur here if the calling user does not have access to the submitted address. > - */ > - > -static int > -via_lock_all_dma_pages(drm_via_sg_info_t *vsg, drm_via_dmablit_t *xfer) > -{ > - int ret; > - unsigned long first_pfn = VIA_PFN(xfer->mem_addr); > - vsg->num_pages = VIA_PFN(xfer->mem_addr + (xfer->num_lines * xfer->mem_stride - 1)) - > - first_pfn + 1; > - > - vsg->pages = vzalloc(array_size(sizeof(struct page *), vsg->num_pages)); > - if (NULL == vsg->pages) > - return -ENOMEM; > - ret = pin_user_pages_fast((unsigned long)xfer->mem_addr, > - vsg->num_pages, > - vsg->direction == DMA_FROM_DEVICE ? FOLL_WRITE : 0, > - vsg->pages); > - if (ret != vsg->num_pages) { > - if (ret < 0) > - return ret; > - vsg->state = dr_via_pages_locked; > - return -EINVAL; > - } > - vsg->state = dr_via_pages_locked; > - DRM_DEBUG("DMA pages locked\n"); > - return 0; > -} > - > -/* > - * Allocate DMA capable memory for the blit descriptor chain, and an array that keeps track of the > - * pages we allocate. We don't want to use kmalloc for the descriptor chain because it may be > - * quite large for some blits, and pages don't need to be contiguous. > - */ > - > -static int > -via_alloc_desc_pages(drm_via_sg_info_t *vsg) > -{ > - int i; > - > - vsg->descriptors_per_page = PAGE_SIZE / sizeof(drm_via_descriptor_t); > - vsg->num_desc_pages = (vsg->num_desc + vsg->descriptors_per_page - 1) / > - vsg->descriptors_per_page; > - > - if (NULL == (vsg->desc_pages = kcalloc(vsg->num_desc_pages, sizeof(void *), GFP_KERNEL))) > - return -ENOMEM; > - > - vsg->state = dr_via_desc_pages_alloc; > - for (i = 0; i < vsg->num_desc_pages; ++i) { > - if (NULL == (vsg->desc_pages[i] = > - (drm_via_descriptor_t *) __get_free_page(GFP_KERNEL))) > - return -ENOMEM; > - } > - DRM_DEBUG("Allocated %d pages for %d descriptors.\n", vsg->num_desc_pages, > - vsg->num_desc); > - return 0; > -} > - > -static void > -via_abort_dmablit(struct drm_device *dev, int engine) > -{ > - drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; > - > - via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_TA); > -} > - > -static void > -via_dmablit_engine_off(struct drm_device *dev, int engine) > -{ > - drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; > - > - via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_TD | VIA_DMA_CSR_DD); > -} > - > - > - > -/* > - * The dmablit part of the IRQ handler. Trying to do only reasonably fast things here. > - * The rest, like unmapping and freeing memory for done blits is done in a separate workqueue > - * task. Basically the task of the interrupt handler is to submit a new blit to the engine, while > - * the workqueue task takes care of processing associated with the old blit. > - */ > - > -void > -via_dmablit_handler(struct drm_device *dev, int engine, int from_irq) > -{ > - drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; > - drm_via_blitq_t *blitq = dev_priv->blit_queues + engine; > - int cur; > - int done_transfer; > - unsigned long irqsave = 0; > - uint32_t status = 0; > - > - DRM_DEBUG("DMA blit handler called. engine = %d, from_irq = %d, blitq = 0x%lx\n", > - engine, from_irq, (unsigned long) blitq); > - > - if (from_irq) > - spin_lock(&blitq->blit_lock); > - else > - spin_lock_irqsave(&blitq->blit_lock, irqsave); > - > - done_transfer = blitq->is_active && > - ((status = via_read(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04)) & VIA_DMA_CSR_TD); > - done_transfer = done_transfer || (blitq->aborting && !(status & VIA_DMA_CSR_DE)); > - > - cur = blitq->cur; > - if (done_transfer) { > - > - blitq->blits[cur]->aborted = blitq->aborting; > - blitq->done_blit_handle++; > - wake_up(blitq->blit_queue + cur); > - > - cur++; > - if (cur >= VIA_NUM_BLIT_SLOTS) > - cur = 0; > - blitq->cur = cur; > - > - /* > - * Clear transfer done flag. > - */ > - > - via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_TD); > - > - blitq->is_active = 0; > - blitq->aborting = 0; > - schedule_work(&blitq->wq); > - > - } else if (blitq->is_active && time_after_eq(jiffies, blitq->end)) { > - > - /* > - * Abort transfer after one second. > - */ > - > - via_abort_dmablit(dev, engine); > - blitq->aborting = 1; > - blitq->end = jiffies + HZ; > - } > - > - if (!blitq->is_active) { > - if (blitq->num_outstanding) { > - via_fire_dmablit(dev, blitq->blits[cur], engine); > - blitq->is_active = 1; > - blitq->cur = cur; > - blitq->num_outstanding--; > - blitq->end = jiffies + HZ; > - if (!timer_pending(&blitq->poll_timer)) > - mod_timer(&blitq->poll_timer, jiffies + 1); > - } else { > - if (timer_pending(&blitq->poll_timer)) > - del_timer(&blitq->poll_timer); > - via_dmablit_engine_off(dev, engine); > - } > - } > - > - if (from_irq) > - spin_unlock(&blitq->blit_lock); > - else > - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); > -} > - > - > - > -/* > - * Check whether this blit is still active, performing necessary locking. > - */ > - > -static int > -via_dmablit_active(drm_via_blitq_t *blitq, int engine, uint32_t handle, wait_queue_head_t **queue) > -{ > - unsigned long irqsave; > - uint32_t slot; > - int active; > - > - spin_lock_irqsave(&blitq->blit_lock, irqsave); > - > - /* > - * Allow for handle wraparounds. > - */ > - > - active = ((blitq->done_blit_handle - handle) > (1 << 23)) && > - ((blitq->cur_blit_handle - handle) <= (1 << 23)); > - > - if (queue && active) { > - slot = handle - blitq->done_blit_handle + blitq->cur - 1; > - if (slot >= VIA_NUM_BLIT_SLOTS) > - slot -= VIA_NUM_BLIT_SLOTS; > - *queue = blitq->blit_queue + slot; > - } > - > - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); > - > - return active; > -} > - > -/* > - * Sync. Wait for at least three seconds for the blit to be performed. > - */ > - > -static int > -via_dmablit_sync(struct drm_device *dev, uint32_t handle, int engine) > -{ > - > - drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; > - drm_via_blitq_t *blitq = dev_priv->blit_queues + engine; > - wait_queue_head_t *queue; > - int ret = 0; > - > - if (via_dmablit_active(blitq, engine, handle, &queue)) { > - VIA_WAIT_ON(ret, *queue, 3 * HZ, > - !via_dmablit_active(blitq, engine, handle, NULL)); > - } > - DRM_DEBUG("DMA blit sync handle 0x%x engine %d returned %d\n", > - handle, engine, ret); > - > - return ret; > -} > - > - > -/* > - * A timer that regularly polls the blit engine in cases where we don't have interrupts: > - * a) Broken hardware (typically those that don't have any video capture facility). > - * b) Blit abort. The hardware doesn't send an interrupt when a blit is aborted. > - * The timer and hardware IRQ's can and do work in parallel. If the hardware has > - * irqs, it will shorten the latency somewhat. > - */ > - > - > - > -static void > -via_dmablit_timer(struct timer_list *t) > -{ > - drm_via_blitq_t *blitq = from_timer(blitq, t, poll_timer); > - struct drm_device *dev = blitq->dev; > - int engine = (int) > - (blitq - ((drm_via_private_t *)dev->dev_private)->blit_queues); > - > - DRM_DEBUG("Polling timer called for engine %d, jiffies %lu\n", engine, > - (unsigned long) jiffies); > - > - via_dmablit_handler(dev, engine, 0); > - > - if (!timer_pending(&blitq->poll_timer)) { > - mod_timer(&blitq->poll_timer, jiffies + 1); > - > - /* > - * Rerun handler to delete timer if engines are off, and > - * to shorten abort latency. This is a little nasty. > - */ > - > - via_dmablit_handler(dev, engine, 0); > - > - } > -} > - > - > - > - > -/* > - * Workqueue task that frees data and mappings associated with a blit. > - * Also wakes up waiting processes. Each of these tasks handles one > - * blit engine only and may not be called on each interrupt. > - */ > - > - > -static void > -via_dmablit_workqueue(struct work_struct *work) > -{ > - drm_via_blitq_t *blitq = container_of(work, drm_via_blitq_t, wq); > - struct drm_device *dev = blitq->dev; > - struct pci_dev *pdev = to_pci_dev(dev->dev); > - unsigned long irqsave; > - drm_via_sg_info_t *cur_sg; > - int cur_released; > - > - > - DRM_DEBUG("Workqueue task called for blit engine %ld\n", (unsigned long) > - (blitq - ((drm_via_private_t *)dev->dev_private)->blit_queues)); > - > - spin_lock_irqsave(&blitq->blit_lock, irqsave); > - > - while (blitq->serviced != blitq->cur) { > - > - cur_released = blitq->serviced++; > - > - DRM_DEBUG("Releasing blit slot %d\n", cur_released); > - > - if (blitq->serviced >= VIA_NUM_BLIT_SLOTS) > - blitq->serviced = 0; > - > - cur_sg = blitq->blits[cur_released]; > - blitq->num_free++; > - > - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); > - > - wake_up(&blitq->busy_queue); > - > - via_free_sg_info(pdev, cur_sg); > - kfree(cur_sg); > - > - spin_lock_irqsave(&blitq->blit_lock, irqsave); > - } > - > - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); > -} > - > - > -/* > - * Init all blit engines. Currently we use two, but some hardware have 4. > - */ > - > - > -void > -via_init_dmablit(struct drm_device *dev) > -{ > - int i, j; > - drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; > - struct pci_dev *pdev = to_pci_dev(dev->dev); > - drm_via_blitq_t *blitq; > - > - pci_set_master(pdev); > - > - for (i = 0; i < VIA_NUM_BLIT_ENGINES; ++i) { > - blitq = dev_priv->blit_queues + i; > - blitq->dev = dev; > - blitq->cur_blit_handle = 0; > - blitq->done_blit_handle = 0; > - blitq->head = 0; > - blitq->cur = 0; > - blitq->serviced = 0; > - blitq->num_free = VIA_NUM_BLIT_SLOTS - 1; > - blitq->num_outstanding = 0; > - blitq->is_active = 0; > - blitq->aborting = 0; > - spin_lock_init(&blitq->blit_lock); > - for (j = 0; j < VIA_NUM_BLIT_SLOTS; ++j) > - init_waitqueue_head(blitq->blit_queue + j); > - init_waitqueue_head(&blitq->busy_queue); > - INIT_WORK(&blitq->wq, via_dmablit_workqueue); > - timer_setup(&blitq->poll_timer, via_dmablit_timer, 0); > - } > -} > - > -/* > - * Build all info and do all mappings required for a blit. > - */ > - > - > -static int > -via_build_sg_info(struct drm_device *dev, drm_via_sg_info_t *vsg, drm_via_dmablit_t *xfer) > -{ > - struct pci_dev *pdev = to_pci_dev(dev->dev); > - int draw = xfer->to_fb; > - int ret = 0; > - > - vsg->direction = (draw) ? DMA_TO_DEVICE : DMA_FROM_DEVICE; > - vsg->bounce_buffer = NULL; > - > - vsg->state = dr_via_sg_init; > - > - if (xfer->num_lines <= 0 || xfer->line_length <= 0) { > - DRM_ERROR("Zero size bitblt.\n"); > - return -EINVAL; > - } > - > - /* > - * Below check is a driver limitation, not a hardware one. We > - * don't want to lock unused pages, and don't want to incoporate the > - * extra logic of avoiding them. Make sure there are no. > - * (Not a big limitation anyway.) > - */ > - > - if ((xfer->mem_stride - xfer->line_length) > 2*PAGE_SIZE) { > - DRM_ERROR("Too large system memory stride. Stride: %d, " > - "Length: %d\n", xfer->mem_stride, xfer->line_length); > - return -EINVAL; > - } > - > - if ((xfer->mem_stride == xfer->line_length) && > - (xfer->fb_stride == xfer->line_length)) { > - xfer->mem_stride *= xfer->num_lines; > - xfer->line_length = xfer->mem_stride; > - xfer->fb_stride = xfer->mem_stride; > - xfer->num_lines = 1; > - } > - > - /* > - * Don't lock an arbitrary large number of pages, since that causes a > - * DOS security hole. > - */ > - > - if (xfer->num_lines > 2048 || (xfer->num_lines*xfer->mem_stride > (2048*2048*4))) { > - DRM_ERROR("Too large PCI DMA bitblt.\n"); > - return -EINVAL; > - } > - > - /* > - * we allow a negative fb stride to allow flipping of images in > - * transfer. > - */ > - > - if (xfer->mem_stride < xfer->line_length || > - abs(xfer->fb_stride) < xfer->line_length) { > - DRM_ERROR("Invalid frame-buffer / memory stride.\n"); > - return -EINVAL; > - } > - > - /* > - * A hardware bug seems to be worked around if system memory addresses start on > - * 16 byte boundaries. This seems a bit restrictive however. VIA is contacted > - * about this. Meanwhile, impose the following restrictions: > - */ > - > -#ifdef VIA_BUGFREE > - if ((((unsigned long)xfer->mem_addr & 3) != ((unsigned long)xfer->fb_addr & 3)) || > - ((xfer->num_lines > 1) && ((xfer->mem_stride & 3) != (xfer->fb_stride & 3)))) { > - DRM_ERROR("Invalid DRM bitblt alignment.\n"); > - return -EINVAL; > - } > -#else > - if ((((unsigned long)xfer->mem_addr & 15) || > - ((unsigned long)xfer->fb_addr & 3)) || > - ((xfer->num_lines > 1) && > - ((xfer->mem_stride & 15) || (xfer->fb_stride & 3)))) { > - DRM_ERROR("Invalid DRM bitblt alignment.\n"); > - return -EINVAL; > - } > -#endif > - > - if (0 != (ret = via_lock_all_dma_pages(vsg, xfer))) { > - DRM_ERROR("Could not lock DMA pages.\n"); > - via_free_sg_info(pdev, vsg); > - return ret; > - } > - > - via_map_blit_for_device(pdev, xfer, vsg, 0); > - if (0 != (ret = via_alloc_desc_pages(vsg))) { > - DRM_ERROR("Could not allocate DMA descriptor pages.\n"); > - via_free_sg_info(pdev, vsg); > - return ret; > - } > - via_map_blit_for_device(pdev, xfer, vsg, 1); > - > - return 0; > -} > - > - > -/* > - * Reserve one free slot in the blit queue. Will wait for one second for one > - * to become available. Otherwise -EBUSY is returned. > - */ > - > -static int > -via_dmablit_grab_slot(drm_via_blitq_t *blitq, int engine) > -{ > - int ret = 0; > - unsigned long irqsave; > - > - DRM_DEBUG("Num free is %d\n", blitq->num_free); > - spin_lock_irqsave(&blitq->blit_lock, irqsave); > - while (blitq->num_free == 0) { > - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); > - > - VIA_WAIT_ON(ret, blitq->busy_queue, HZ, blitq->num_free > 0); > - if (ret) > - return (-EINTR == ret) ? -EAGAIN : ret; > - > - spin_lock_irqsave(&blitq->blit_lock, irqsave); > - } > - > - blitq->num_free--; > - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); > - > - return 0; > -} > - > -/* > - * Hand back a free slot if we changed our mind. > - */ > - > -static void > -via_dmablit_release_slot(drm_via_blitq_t *blitq) > -{ > - unsigned long irqsave; > - > - spin_lock_irqsave(&blitq->blit_lock, irqsave); > - blitq->num_free++; > - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); > - wake_up(&blitq->busy_queue); > -} > - > -/* > - * Grab a free slot. Build blit info and queue a blit. > - */ > - > - > -static int > -via_dmablit(struct drm_device *dev, drm_via_dmablit_t *xfer) > -{ > - drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; > - drm_via_sg_info_t *vsg; > - drm_via_blitq_t *blitq; > - int ret; > - int engine; > - unsigned long irqsave; > - > - if (dev_priv == NULL) { > - DRM_ERROR("Called without initialization.\n"); > - return -EINVAL; > - } > - > - engine = (xfer->to_fb) ? 0 : 1; > - blitq = dev_priv->blit_queues + engine; > - if (0 != (ret = via_dmablit_grab_slot(blitq, engine))) > - return ret; > - if (NULL == (vsg = kmalloc(sizeof(*vsg), GFP_KERNEL))) { > - via_dmablit_release_slot(blitq); > - return -ENOMEM; > - } > - if (0 != (ret = via_build_sg_info(dev, vsg, xfer))) { > - via_dmablit_release_slot(blitq); > - kfree(vsg); > - return ret; > - } > - spin_lock_irqsave(&blitq->blit_lock, irqsave); > - > - blitq->blits[blitq->head++] = vsg; > - if (blitq->head >= VIA_NUM_BLIT_SLOTS) > - blitq->head = 0; > - blitq->num_outstanding++; > - xfer->sync.sync_handle = ++blitq->cur_blit_handle; > - > - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); > - xfer->sync.engine = engine; > - > - via_dmablit_handler(dev, engine, 0); > - > - return 0; > -} > - > -/* > - * Sync on a previously submitted blit. Note that the X server use signals extensively, and > - * that there is a very big probability that this IOCTL will be interrupted by a signal. In that > - * case it returns with -EAGAIN for the signal to be delivered. > - * The caller should then reissue the IOCTL. This is similar to what is being done for drmGetLock(). > - */ > - > -int > -via_dma_blit_sync(struct drm_device *dev, void *data, struct drm_file *file_priv) > -{ > - drm_via_blitsync_t *sync = data; > - int err; > - > - if (sync->engine >= VIA_NUM_BLIT_ENGINES) > - return -EINVAL; > - > - err = via_dmablit_sync(dev, sync->sync_handle, sync->engine); > - > - if (-EINTR == err) > - err = -EAGAIN; > - > - return err; > -} > - > - > -/* > - * Queue a blit and hand back a handle to be used for sync. This IOCTL may be interrupted by a signal > - * while waiting for a free slot in the blit queue. In that case it returns with -EAGAIN and should > - * be reissued. See the above IOCTL code. > - */ > - > -int > -via_dma_blit(struct drm_device *dev, void *data, struct drm_file *file_priv) > -{ > - drm_via_dmablit_t *xfer = data; > - int err; > - > - err = via_dmablit(dev, xfer); > - > - return err; > -} > diff --git a/drivers/gpu/drm/via/via_dmablit.h b/drivers/gpu/drm/via/via_dmablit.h > deleted file mode 100644 > index 9b662a327cef..000000000000 > --- a/drivers/gpu/drm/via/via_dmablit.h > +++ /dev/null > @@ -1,140 +0,0 @@ > -/* via_dmablit.h -- PCI DMA BitBlt support for the VIA Unichrome/Pro > - * > - * Copyright 2005 Thomas Hellstrom. > - * All Rights Reserved. > - * > - * Permission is hereby granted, free of charge, to any person obtaining a > - * copy of this software and associated documentation files (the "Software"), > - * to deal in the Software without restriction, including without limitation > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > - * and/or sell copies of the Software, and to permit persons to whom the > - * Software is furnished to do so, subject to the following conditions: > - * > - * The above copyright notice and this permission notice (including the > - * next paragraph) shall be included in all copies or substantial portions > - * of the Software. > - * > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > - * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, > - * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR > - * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE > - * USE OR OTHER DEALINGS IN THE SOFTWARE. > - * > - * Authors: > - * Thomas Hellstrom. > - * Register info from Digeo Inc. > - */ > - > -#ifndef _VIA_DMABLIT_H > -#define _VIA_DMABLIT_H > - > -#include <linux/dma-mapping.h> > - > -#define VIA_NUM_BLIT_ENGINES 2 > -#define VIA_NUM_BLIT_SLOTS 8 > - > -struct _drm_via_descriptor; > - > -typedef struct _drm_via_sg_info { > - struct page **pages; > - unsigned long num_pages; > - struct _drm_via_descriptor **desc_pages; > - int num_desc_pages; > - int num_desc; > - enum dma_data_direction direction; > - unsigned char *bounce_buffer; > - dma_addr_t chain_start; > - uint32_t free_on_sequence; > - unsigned int descriptors_per_page; > - int aborted; > - enum { > - dr_via_device_mapped, > - dr_via_desc_pages_alloc, > - dr_via_pages_locked, > - dr_via_pages_alloc, > - dr_via_sg_init > - } state; > -} drm_via_sg_info_t; > - > -typedef struct _drm_via_blitq { > - struct drm_device *dev; > - uint32_t cur_blit_handle; > - uint32_t done_blit_handle; > - unsigned serviced; > - unsigned head; > - unsigned cur; > - unsigned num_free; > - unsigned num_outstanding; > - unsigned long end; > - int aborting; > - int is_active; > - drm_via_sg_info_t *blits[VIA_NUM_BLIT_SLOTS]; > - spinlock_t blit_lock; > - wait_queue_head_t blit_queue[VIA_NUM_BLIT_SLOTS]; > - wait_queue_head_t busy_queue; > - struct work_struct wq; > - struct timer_list poll_timer; > -} drm_via_blitq_t; > - > - > -/* > - * PCI DMA Registers > - * Channels 2 & 3 don't seem to be implemented in hardware. > - */ > - > -#define VIA_PCI_DMA_MAR0 0xE40 /* Memory Address Register of Channel 0 */ > -#define VIA_PCI_DMA_DAR0 0xE44 /* Device Address Register of Channel 0 */ > -#define VIA_PCI_DMA_BCR0 0xE48 /* Byte Count Register of Channel 0 */ > -#define VIA_PCI_DMA_DPR0 0xE4C /* Descriptor Pointer Register of Channel 0 */ > - > -#define VIA_PCI_DMA_MAR1 0xE50 /* Memory Address Register of Channel 1 */ > -#define VIA_PCI_DMA_DAR1 0xE54 /* Device Address Register of Channel 1 */ > -#define VIA_PCI_DMA_BCR1 0xE58 /* Byte Count Register of Channel 1 */ > -#define VIA_PCI_DMA_DPR1 0xE5C /* Descriptor Pointer Register of Channel 1 */ > - > -#define VIA_PCI_DMA_MAR2 0xE60 /* Memory Address Register of Channel 2 */ > -#define VIA_PCI_DMA_DAR2 0xE64 /* Device Address Register of Channel 2 */ > -#define VIA_PCI_DMA_BCR2 0xE68 /* Byte Count Register of Channel 2 */ > -#define VIA_PCI_DMA_DPR2 0xE6C /* Descriptor Pointer Register of Channel 2 */ > - > -#define VIA_PCI_DMA_MAR3 0xE70 /* Memory Address Register of Channel 3 */ > -#define VIA_PCI_DMA_DAR3 0xE74 /* Device Address Register of Channel 3 */ > -#define VIA_PCI_DMA_BCR3 0xE78 /* Byte Count Register of Channel 3 */ > -#define VIA_PCI_DMA_DPR3 0xE7C /* Descriptor Pointer Register of Channel 3 */ > - > -#define VIA_PCI_DMA_MR0 0xE80 /* Mode Register of Channel 0 */ > -#define VIA_PCI_DMA_MR1 0xE84 /* Mode Register of Channel 1 */ > -#define VIA_PCI_DMA_MR2 0xE88 /* Mode Register of Channel 2 */ > -#define VIA_PCI_DMA_MR3 0xE8C /* Mode Register of Channel 3 */ > - > -#define VIA_PCI_DMA_CSR0 0xE90 /* Command/Status Register of Channel 0 */ > -#define VIA_PCI_DMA_CSR1 0xE94 /* Command/Status Register of Channel 1 */ > -#define VIA_PCI_DMA_CSR2 0xE98 /* Command/Status Register of Channel 2 */ > -#define VIA_PCI_DMA_CSR3 0xE9C /* Command/Status Register of Channel 3 */ > - > -#define VIA_PCI_DMA_PTR 0xEA0 /* Priority Type Register */ > - > -/* Define for DMA engine */ > -/* DPR */ > -#define VIA_DMA_DPR_EC (1<<1) /* end of chain */ > -#define VIA_DMA_DPR_DDIE (1<<2) /* descriptor done interrupt enable */ > -#define VIA_DMA_DPR_DT (1<<3) /* direction of transfer (RO) */ > - > -/* MR */ > -#define VIA_DMA_MR_CM (1<<0) /* chaining mode */ > -#define VIA_DMA_MR_TDIE (1<<1) /* transfer done interrupt enable */ > -#define VIA_DMA_MR_HENDMACMD (1<<7) /* ? */ > - > -/* CSR */ > -#define VIA_DMA_CSR_DE (1<<0) /* DMA enable */ > -#define VIA_DMA_CSR_TS (1<<1) /* transfer start */ > -#define VIA_DMA_CSR_TA (1<<2) /* transfer abort */ > -#define VIA_DMA_CSR_TD (1<<3) /* transfer done */ > -#define VIA_DMA_CSR_DD (1<<4) /* descriptor done */ > -#define VIA_DMA_DPR_EC (1<<1) /* end of chain */ > - > - > - > -#endif > diff --git a/drivers/gpu/drm/via/via_drv.c b/drivers/gpu/drm/via/via_drv.c > deleted file mode 100644 > index 5da38082821f..000000000000 > --- a/drivers/gpu/drm/via/via_drv.c > +++ /dev/null > @@ -1,124 +0,0 @@ > -/* > - * Copyright 1998-2003 VIA Technologies, Inc. All Rights Reserved. > - * Copyright 2001-2003 S3 Graphics, Inc. All Rights Reserved. > - * > - * Permission is hereby granted, free of charge, to any person obtaining a > - * copy of this software and associated documentation files (the "Software"), > - * to deal in the Software without restriction, including without limitation > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > - * and/or sell copies of the Software, and to permit persons to whom the > - * Software is furnished to do so, subject to the following conditions: > - * > - * The above copyright notice and this permission notice (including the > - * next paragraph) shall be included in all copies or substantial portions > - * of the Software. > - * > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > - * VIA, S3 GRAPHICS, AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR > - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, > - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER > - * DEALINGS IN THE SOFTWARE. > - */ > - > -#include <linux/module.h> > -#include <linux/pci.h> > - > -#include <drm/drm_drv.h> > -#include <drm/drm_file.h> > -#include <drm/drm_pciids.h> > -#include <drm/via_drm.h> > - > -#include "via_drv.h" > - > - > -static int via_driver_open(struct drm_device *dev, struct drm_file *file) > -{ > - struct via_file_private *file_priv; > - > - DRM_DEBUG_DRIVER("\n"); > - file_priv = kmalloc(sizeof(*file_priv), GFP_KERNEL); > - if (!file_priv) > - return -ENOMEM; > - > - file->driver_priv = file_priv; > - > - INIT_LIST_HEAD(&file_priv->obj_list); > - > - return 0; > -} > - > -static void via_driver_postclose(struct drm_device *dev, struct drm_file *file) > -{ > - struct via_file_private *file_priv = file->driver_priv; > - > - kfree(file_priv); > -} > - > -static struct pci_device_id pciidlist[] = { > - viadrv_PCI_IDS > -}; > - > -static const struct file_operations via_driver_fops = { > - .owner = THIS_MODULE, > - .open = drm_open, > - .release = drm_release, > - .unlocked_ioctl = drm_ioctl, > - .mmap = drm_legacy_mmap, > - .poll = drm_poll, > - .compat_ioctl = drm_compat_ioctl, > - .llseek = noop_llseek, > -}; > - > -static struct drm_driver driver = { > - .driver_features = > - DRIVER_USE_AGP | DRIVER_HAVE_IRQ | DRIVER_LEGACY, > - .load = via_driver_load, > - .unload = via_driver_unload, > - .open = via_driver_open, > - .preclose = via_reclaim_buffers_locked, > - .postclose = via_driver_postclose, > - .context_dtor = via_final_context, > - .get_vblank_counter = via_get_vblank_counter, > - .enable_vblank = via_enable_vblank, > - .disable_vblank = via_disable_vblank, > - .irq_preinstall = via_driver_irq_preinstall, > - .irq_postinstall = via_driver_irq_postinstall, > - .irq_uninstall = via_driver_irq_uninstall, > - .irq_handler = via_driver_irq_handler, > - .dma_quiescent = via_driver_dma_quiescent, > - .lastclose = via_lastclose, > - .ioctls = via_ioctls, > - .fops = &via_driver_fops, > - .name = DRIVER_NAME, > - .desc = DRIVER_DESC, > - .date = DRIVER_DATE, > - .major = DRIVER_MAJOR, > - .minor = DRIVER_MINOR, > - .patchlevel = DRIVER_PATCHLEVEL, > -}; > - > -static struct pci_driver via_pci_driver = { > - .name = DRIVER_NAME, > - .id_table = pciidlist, > -}; > - > -static int __init via_init(void) > -{ > - driver.num_ioctls = via_max_ioctl; > - via_init_command_verifier(); > - return drm_legacy_pci_init(&driver, &via_pci_driver); > -} > - > -static void __exit via_exit(void) > -{ > - drm_legacy_pci_exit(&driver, &via_pci_driver); > -} > - > -module_init(via_init); > -module_exit(via_exit); > - > -MODULE_AUTHOR(DRIVER_AUTHOR); > -MODULE_DESCRIPTION(DRIVER_DESC); > -MODULE_LICENSE("GPL and additional rights"); > diff --git a/drivers/gpu/drm/via/via_drv.h b/drivers/gpu/drm/via/via_drv.h > deleted file mode 100644 > index d5ad1b05bf77..000000000000 > --- a/drivers/gpu/drm/via/via_drv.h > +++ /dev/null > @@ -1,229 +0,0 @@ > -/* > - * Copyright 1998-2003 VIA Technologies, Inc. All Rights Reserved. > - * Copyright 2001-2003 S3 Graphics, Inc. All Rights Reserved. > - * > - * Permission is hereby granted, free of charge, to any person obtaining a > - * copy of this software and associated documentation files (the "Software"), > - * to deal in the Software without restriction, including without limitation > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > - * and/or sell copies of the Software, and to permit persons to whom the > - * Software is furnished to do so, subject to the following conditions: > - * > - * The above copyright notice and this permission notice (including the > - * next paragraph) shall be included in all copies or substantial portions > - * of the Software. > - * > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > - * VIA, S3 GRAPHICS, AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR > - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, > - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER > - * DEALINGS IN THE SOFTWARE. > - */ > -#ifndef _VIA_DRV_H_ > -#define _VIA_DRV_H_ > - > -#include <linux/irqreturn.h> > -#include <linux/jiffies.h> > -#include <linux/sched.h> > -#include <linux/sched/signal.h> > -#include <linux/wait.h> > - > -#include <drm/drm_ioctl.h> > -#include <drm/drm_legacy.h> > -#include <drm/drm_mm.h> > -#include <drm/via_drm.h> > - > -#define DRIVER_AUTHOR "Various" > - > -#define DRIVER_NAME "via" > -#define DRIVER_DESC "VIA Unichrome / Pro" > -#define DRIVER_DATE "20070202" > - > -#define DRIVER_MAJOR 2 > -#define DRIVER_MINOR 11 > -#define DRIVER_PATCHLEVEL 1 > - > -#include "via_verifier.h" > - > -#include "via_dmablit.h" > - > -#define VIA_PCI_BUF_SIZE 60000 > -#define VIA_FIRE_BUF_SIZE 1024 > -#define VIA_NUM_IRQS 4 > - > -typedef struct drm_via_ring_buffer { > - drm_local_map_t map; > - char *virtual_start; > -} drm_via_ring_buffer_t; > - > -typedef uint32_t maskarray_t[5]; > - > -typedef struct drm_via_irq { > - atomic_t irq_received; > - uint32_t pending_mask; > - uint32_t enable_mask; > - wait_queue_head_t irq_queue; > -} drm_via_irq_t; > - > -typedef struct drm_via_private { > - drm_via_sarea_t *sarea_priv; > - drm_local_map_t *sarea; > - drm_local_map_t *fb; > - drm_local_map_t *mmio; > - unsigned long agpAddr; > - wait_queue_head_t decoder_queue[VIA_NR_XVMC_LOCKS]; > - char *dma_ptr; > - unsigned int dma_low; > - unsigned int dma_high; > - unsigned int dma_offset; > - uint32_t dma_wrap; > - volatile uint32_t *last_pause_ptr; > - volatile uint32_t *hw_addr_ptr; > - drm_via_ring_buffer_t ring; > - ktime_t last_vblank; > - int last_vblank_valid; > - ktime_t nsec_per_vblank; > - atomic_t vbl_received; > - drm_via_state_t hc_state; > - char pci_buf[VIA_PCI_BUF_SIZE]; > - const uint32_t *fire_offsets[VIA_FIRE_BUF_SIZE]; > - uint32_t num_fire_offsets; > - int chipset; > - drm_via_irq_t via_irqs[VIA_NUM_IRQS]; > - unsigned num_irqs; > - maskarray_t *irq_masks; > - uint32_t irq_enable_mask; > - uint32_t irq_pending_mask; > - int *irq_map; > - unsigned int idle_fault; > - int vram_initialized; > - struct drm_mm vram_mm; > - int agp_initialized; > - struct drm_mm agp_mm; > - /** Mapping of userspace keys to mm objects */ > - struct idr object_idr; > - unsigned long vram_offset; > - unsigned long agp_offset; > - drm_via_blitq_t blit_queues[VIA_NUM_BLIT_ENGINES]; > - uint32_t dma_diff; > -} drm_via_private_t; > - > -struct via_file_private { > - struct list_head obj_list; > -}; > - > -enum via_family { > - VIA_OTHER = 0, /* Baseline */ > - VIA_PRO_GROUP_A, /* Another video engine and DMA commands */ > - VIA_DX9_0 /* Same video as pro_group_a, but 3D is unsupported */ > -}; > - > -/* VIA MMIO register access */ > -static inline u32 via_read(struct drm_via_private *dev_priv, u32 reg) > -{ > - return readl((void __iomem *)(dev_priv->mmio->handle + reg)); > -} > - > -static inline void via_write(struct drm_via_private *dev_priv, u32 reg, > - u32 val) > -{ > - writel(val, (void __iomem *)(dev_priv->mmio->handle + reg)); > -} > - > -static inline void via_write8(struct drm_via_private *dev_priv, u32 reg, > - u32 val) > -{ > - writeb(val, (void __iomem *)(dev_priv->mmio->handle + reg)); > -} > - > -static inline void via_write8_mask(struct drm_via_private *dev_priv, > - u32 reg, u32 mask, u32 val) > -{ > - u32 tmp; > - > - tmp = readb((void __iomem *)(dev_priv->mmio->handle + reg)); > - tmp = (tmp & ~mask) | (val & mask); > - writeb(tmp, (void __iomem *)(dev_priv->mmio->handle + reg)); > -} > - > -/* > - * Poll in a loop waiting for 'contidition' to be true. > - * Note: A direct replacement with wait_event_interruptible_timeout() > - * will not work unless driver is updated to emit wake_up() > - * in relevant places that can impact the 'condition' > - * > - * Returns: > - * ret keeps current value if 'condition' becomes true > - * ret = -BUSY if timeout happens > - * ret = -EINTR if a signal interrupted the waiting period > - */ > -#define VIA_WAIT_ON( ret, queue, timeout, condition ) \ > -do { \ > - DECLARE_WAITQUEUE(entry, current); \ > - unsigned long end = jiffies + (timeout); \ > - add_wait_queue(&(queue), &entry); \ > - \ > - for (;;) { \ > - __set_current_state(TASK_INTERRUPTIBLE); \ > - if (condition) \ > - break; \ > - if (time_after_eq(jiffies, end)) { \ > - ret = -EBUSY; \ > - break; \ > - } \ > - schedule_timeout((HZ/100 > 1) ? HZ/100 : 1); \ > - if (signal_pending(current)) { \ > - ret = -EINTR; \ > - break; \ > - } \ > - } \ > - __set_current_state(TASK_RUNNING); \ > - remove_wait_queue(&(queue), &entry); \ > -} while (0) > - > -extern const struct drm_ioctl_desc via_ioctls[]; > -extern int via_max_ioctl; > - > -extern int via_fb_init(struct drm_device *dev, void *data, struct drm_file *file_priv); > -extern int via_mem_alloc(struct drm_device *dev, void *data, struct drm_file *file_priv); > -extern int via_mem_free(struct drm_device *dev, void *data, struct drm_file *file_priv); > -extern int via_agp_init(struct drm_device *dev, void *data, struct drm_file *file_priv); > -extern int via_map_init(struct drm_device *dev, void *data, struct drm_file *file_priv); > -extern int via_decoder_futex(struct drm_device *dev, void *data, struct drm_file *file_priv); > -extern int via_wait_irq(struct drm_device *dev, void *data, struct drm_file *file_priv); > -extern int via_dma_blit_sync(struct drm_device *dev, void *data, struct drm_file *file_priv); > -extern int via_dma_blit(struct drm_device *dev, void *data, struct drm_file *file_priv); > - > -extern int via_driver_load(struct drm_device *dev, unsigned long chipset); > -extern void via_driver_unload(struct drm_device *dev); > - > -extern int via_init_context(struct drm_device *dev, int context); > -extern int via_final_context(struct drm_device *dev, int context); > - > -extern int via_do_cleanup_map(struct drm_device *dev); > -extern u32 via_get_vblank_counter(struct drm_device *dev, unsigned int pipe); > -extern int via_enable_vblank(struct drm_device *dev, unsigned int pipe); > -extern void via_disable_vblank(struct drm_device *dev, unsigned int pipe); > - > -extern irqreturn_t via_driver_irq_handler(int irq, void *arg); > -extern void via_driver_irq_preinstall(struct drm_device *dev); > -extern int via_driver_irq_postinstall(struct drm_device *dev); > -extern void via_driver_irq_uninstall(struct drm_device *dev); > - > -extern int via_dma_cleanup(struct drm_device *dev); > -extern void via_init_command_verifier(void); > -extern int via_driver_dma_quiescent(struct drm_device *dev); > -extern void via_init_futex(drm_via_private_t *dev_priv); > -extern void via_cleanup_futex(drm_via_private_t *dev_priv); > -extern void via_release_futex(drm_via_private_t *dev_priv, int context); > - > -extern void via_reclaim_buffers_locked(struct drm_device *dev, > - struct drm_file *file_priv); > -extern void via_lastclose(struct drm_device *dev); > - > -extern void via_dmablit_handler(struct drm_device *dev, int engine, int from_irq); > -extern void via_init_dmablit(struct drm_device *dev); > - > -#endif > diff --git a/drivers/gpu/drm/via/via_irq.c b/drivers/gpu/drm/via/via_irq.c > deleted file mode 100644 > index faeae5d881fb..000000000000 > --- a/drivers/gpu/drm/via/via_irq.c > +++ /dev/null > @@ -1,388 +0,0 @@ > -/* via_irq.c > - * > - * Copyright 2004 BEAM Ltd. > - * Copyright 2002 Tungsten Graphics, Inc. > - * Copyright 2005 Thomas Hellstrom. > - * All Rights Reserved. > - * > - * Permission is hereby granted, free of charge, to any person obtaining a > - * copy of this software and associated documentation files (the "Software"), > - * to deal in the Software without restriction, including without limitation > - * the rights to use, copy, modify, merge, publish, distribute, sublicense, > - * and/or sell copies of the Software, and to permit persons to whom the > - * Software is furnished to do so, subject to the following conditions: > - * > - * The above copyright notice and this permission notice (including the next > - * paragraph) shall be included in all copies or substantial portions of the > - * Software. > - * > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > - * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL > - * BEAM LTD, TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, > - * DAMAGES OR > - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, > - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER > - * DEALINGS IN THE SOFTWARE. > - * > - * Authors: > - * Terry Barnaby <terry1@beam.ltd.uk> > - * Keith Whitwell <keith@tungstengraphics.com> > - * Thomas Hellstrom <unichrome@shipmail.org> > - * > - * This code provides standard DRM access to the Via Unichrome / Pro Vertical blank > - * interrupt, as well as an infrastructure to handle other interrupts of the chip. > - * The refresh rate is also calculated for video playback sync purposes. > - */ > - > -#include <drm/drm_device.h> > -#include <drm/drm_vblank.h> > -#include <drm/via_drm.h> > - > -#include "via_drv.h" > - > -#define VIA_REG_INTERRUPT 0x200 > - > -/* VIA_REG_INTERRUPT */ > -#define VIA_IRQ_GLOBAL (1 << 31) > -#define VIA_IRQ_VBLANK_ENABLE (1 << 19) > -#define VIA_IRQ_VBLANK_PENDING (1 << 3) > -#define VIA_IRQ_HQV0_ENABLE (1 << 11) > -#define VIA_IRQ_HQV1_ENABLE (1 << 25) > -#define VIA_IRQ_HQV0_PENDING (1 << 9) > -#define VIA_IRQ_HQV1_PENDING (1 << 10) > -#define VIA_IRQ_DMA0_DD_ENABLE (1 << 20) > -#define VIA_IRQ_DMA0_TD_ENABLE (1 << 21) > -#define VIA_IRQ_DMA1_DD_ENABLE (1 << 22) > -#define VIA_IRQ_DMA1_TD_ENABLE (1 << 23) > -#define VIA_IRQ_DMA0_DD_PENDING (1 << 4) > -#define VIA_IRQ_DMA0_TD_PENDING (1 << 5) > -#define VIA_IRQ_DMA1_DD_PENDING (1 << 6) > -#define VIA_IRQ_DMA1_TD_PENDING (1 << 7) > - > - > -/* > - * Device-specific IRQs go here. This type might need to be extended with > - * the register if there are multiple IRQ control registers. > - * Currently we activate the HQV interrupts of Unichrome Pro group A. > - */ > - > -static maskarray_t via_pro_group_a_irqs[] = { > - {VIA_IRQ_HQV0_ENABLE, VIA_IRQ_HQV0_PENDING, 0x000003D0, 0x00008010, > - 0x00000000 }, > - {VIA_IRQ_HQV1_ENABLE, VIA_IRQ_HQV1_PENDING, 0x000013D0, 0x00008010, > - 0x00000000 }, > - {VIA_IRQ_DMA0_TD_ENABLE, VIA_IRQ_DMA0_TD_PENDING, VIA_PCI_DMA_CSR0, > - VIA_DMA_CSR_TA | VIA_DMA_CSR_TD, 0x00000008}, > - {VIA_IRQ_DMA1_TD_ENABLE, VIA_IRQ_DMA1_TD_PENDING, VIA_PCI_DMA_CSR1, > - VIA_DMA_CSR_TA | VIA_DMA_CSR_TD, 0x00000008}, > -}; > -static int via_num_pro_group_a = ARRAY_SIZE(via_pro_group_a_irqs); > -static int via_irqmap_pro_group_a[] = {0, 1, -1, 2, -1, 3}; > - > -static maskarray_t via_unichrome_irqs[] = { > - {VIA_IRQ_DMA0_TD_ENABLE, VIA_IRQ_DMA0_TD_PENDING, VIA_PCI_DMA_CSR0, > - VIA_DMA_CSR_TA | VIA_DMA_CSR_TD, 0x00000008}, > - {VIA_IRQ_DMA1_TD_ENABLE, VIA_IRQ_DMA1_TD_PENDING, VIA_PCI_DMA_CSR1, > - VIA_DMA_CSR_TA | VIA_DMA_CSR_TD, 0x00000008} > -}; > -static int via_num_unichrome = ARRAY_SIZE(via_unichrome_irqs); > -static int via_irqmap_unichrome[] = {-1, -1, -1, 0, -1, 1}; > - > - > -u32 via_get_vblank_counter(struct drm_device *dev, unsigned int pipe) > -{ > - drm_via_private_t *dev_priv = dev->dev_private; > - > - if (pipe != 0) > - return 0; > - > - return atomic_read(&dev_priv->vbl_received); > -} > - > -irqreturn_t via_driver_irq_handler(int irq, void *arg) > -{ > - struct drm_device *dev = (struct drm_device *) arg; > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > - u32 status; > - int handled = 0; > - ktime_t cur_vblank; > - drm_via_irq_t *cur_irq = dev_priv->via_irqs; > - int i; > - > - status = via_read(dev_priv, VIA_REG_INTERRUPT); > - if (status & VIA_IRQ_VBLANK_PENDING) { > - atomic_inc(&dev_priv->vbl_received); > - if (!(atomic_read(&dev_priv->vbl_received) & 0x0F)) { > - cur_vblank = ktime_get(); > - if (dev_priv->last_vblank_valid) { > - dev_priv->nsec_per_vblank = > - ktime_sub(cur_vblank, > - dev_priv->last_vblank) >> 4; > - } > - dev_priv->last_vblank = cur_vblank; > - dev_priv->last_vblank_valid = 1; > - } > - if (!(atomic_read(&dev_priv->vbl_received) & 0xFF)) { > - DRM_DEBUG("nsec per vblank is: %llu\n", > - ktime_to_ns(dev_priv->nsec_per_vblank)); > - } > - drm_handle_vblank(dev, 0); > - handled = 1; > - } > - > - for (i = 0; i < dev_priv->num_irqs; ++i) { > - if (status & cur_irq->pending_mask) { > - atomic_inc(&cur_irq->irq_received); > - wake_up(&cur_irq->irq_queue); > - handled = 1; > - if (dev_priv->irq_map[drm_via_irq_dma0_td] == i) > - via_dmablit_handler(dev, 0, 1); > - else if (dev_priv->irq_map[drm_via_irq_dma1_td] == i) > - via_dmablit_handler(dev, 1, 1); > - } > - cur_irq++; > - } > - > - /* Acknowledge interrupts */ > - via_write(dev_priv, VIA_REG_INTERRUPT, status); > - > - > - if (handled) > - return IRQ_HANDLED; > - else > - return IRQ_NONE; > -} > - > -static __inline__ void viadrv_acknowledge_irqs(drm_via_private_t *dev_priv) > -{ > - u32 status; > - > - if (dev_priv) { > - /* Acknowledge interrupts */ > - status = via_read(dev_priv, VIA_REG_INTERRUPT); > - via_write(dev_priv, VIA_REG_INTERRUPT, status | > - dev_priv->irq_pending_mask); > - } > -} > - > -int via_enable_vblank(struct drm_device *dev, unsigned int pipe) > -{ > - drm_via_private_t *dev_priv = dev->dev_private; > - u32 status; > - > - if (pipe != 0) { > - DRM_ERROR("%s: bad crtc %u\n", __func__, pipe); > - return -EINVAL; > - } > - > - status = via_read(dev_priv, VIA_REG_INTERRUPT); > - via_write(dev_priv, VIA_REG_INTERRUPT, status | VIA_IRQ_VBLANK_ENABLE); > - > - via_write8(dev_priv, 0x83d4, 0x11); > - via_write8_mask(dev_priv, 0x83d5, 0x30, 0x30); > - > - return 0; > -} > - > -void via_disable_vblank(struct drm_device *dev, unsigned int pipe) > -{ > - drm_via_private_t *dev_priv = dev->dev_private; > - u32 status; > - > - status = via_read(dev_priv, VIA_REG_INTERRUPT); > - via_write(dev_priv, VIA_REG_INTERRUPT, status & ~VIA_IRQ_VBLANK_ENABLE); > - > - via_write8(dev_priv, 0x83d4, 0x11); > - via_write8_mask(dev_priv, 0x83d5, 0x30, 0); > - > - if (pipe != 0) > - DRM_ERROR("%s: bad crtc %u\n", __func__, pipe); > -} > - > -static int > -via_driver_irq_wait(struct drm_device *dev, unsigned int irq, int force_sequence, > - unsigned int *sequence) > -{ > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > - unsigned int cur_irq_sequence; > - drm_via_irq_t *cur_irq; > - int ret = 0; > - maskarray_t *masks; > - int real_irq; > - > - DRM_DEBUG("\n"); > - > - if (!dev_priv) { > - DRM_ERROR("called with no initialization\n"); > - return -EINVAL; > - } > - > - if (irq >= drm_via_irq_num) { > - DRM_ERROR("Trying to wait on unknown irq %d\n", irq); > - return -EINVAL; > - } > - > - real_irq = dev_priv->irq_map[irq]; > - > - if (real_irq < 0) { > - DRM_ERROR("Video IRQ %d not available on this hardware.\n", > - irq); > - return -EINVAL; > - } > - > - masks = dev_priv->irq_masks; > - cur_irq = dev_priv->via_irqs + real_irq; > - > - if (masks[real_irq][2] && !force_sequence) { > - VIA_WAIT_ON(ret, cur_irq->irq_queue, 3 * HZ, > - ((via_read(dev_priv, masks[irq][2]) & masks[irq][3]) == > - masks[irq][4])); > - cur_irq_sequence = atomic_read(&cur_irq->irq_received); > - } else { > - VIA_WAIT_ON(ret, cur_irq->irq_queue, 3 * HZ, > - (((cur_irq_sequence = > - atomic_read(&cur_irq->irq_received)) - > - *sequence) <= (1 << 23))); > - } > - *sequence = cur_irq_sequence; > - return ret; > -} > - > - > -/* > - * drm_dma.h hooks > - */ > - > -void via_driver_irq_preinstall(struct drm_device *dev) > -{ > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > - u32 status; > - drm_via_irq_t *cur_irq; > - int i; > - > - DRM_DEBUG("dev_priv: %p\n", dev_priv); > - if (dev_priv) { > - cur_irq = dev_priv->via_irqs; > - > - dev_priv->irq_enable_mask = VIA_IRQ_VBLANK_ENABLE; > - dev_priv->irq_pending_mask = VIA_IRQ_VBLANK_PENDING; > - > - if (dev_priv->chipset == VIA_PRO_GROUP_A || > - dev_priv->chipset == VIA_DX9_0) { > - dev_priv->irq_masks = via_pro_group_a_irqs; > - dev_priv->num_irqs = via_num_pro_group_a; > - dev_priv->irq_map = via_irqmap_pro_group_a; > - } else { > - dev_priv->irq_masks = via_unichrome_irqs; > - dev_priv->num_irqs = via_num_unichrome; > - dev_priv->irq_map = via_irqmap_unichrome; > - } > - > - for (i = 0; i < dev_priv->num_irqs; ++i) { > - atomic_set(&cur_irq->irq_received, 0); > - cur_irq->enable_mask = dev_priv->irq_masks[i][0]; > - cur_irq->pending_mask = dev_priv->irq_masks[i][1]; > - init_waitqueue_head(&cur_irq->irq_queue); > - dev_priv->irq_enable_mask |= cur_irq->enable_mask; > - dev_priv->irq_pending_mask |= cur_irq->pending_mask; > - cur_irq++; > - > - DRM_DEBUG("Initializing IRQ %d\n", i); > - } > - > - dev_priv->last_vblank_valid = 0; > - > - /* Clear VSync interrupt regs */ > - status = via_read(dev_priv, VIA_REG_INTERRUPT); > - via_write(dev_priv, VIA_REG_INTERRUPT, status & > - ~(dev_priv->irq_enable_mask)); > - > - /* Clear bits if they're already high */ > - viadrv_acknowledge_irqs(dev_priv); > - } > -} > - > -int via_driver_irq_postinstall(struct drm_device *dev) > -{ > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > - u32 status; > - > - DRM_DEBUG("fun: %s\n", __func__); > - if (!dev_priv) > - return -EINVAL; > - > - status = via_read(dev_priv, VIA_REG_INTERRUPT); > - via_write(dev_priv, VIA_REG_INTERRUPT, status | VIA_IRQ_GLOBAL > - | dev_priv->irq_enable_mask); > - > - /* Some magic, oh for some data sheets ! */ > - via_write8(dev_priv, 0x83d4, 0x11); > - via_write8_mask(dev_priv, 0x83d5, 0x30, 0x30); > - > - return 0; > -} > - > -void via_driver_irq_uninstall(struct drm_device *dev) > -{ > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > - u32 status; > - > - DRM_DEBUG("\n"); > - if (dev_priv) { > - > - /* Some more magic, oh for some data sheets ! */ > - > - via_write8(dev_priv, 0x83d4, 0x11); > - via_write8_mask(dev_priv, 0x83d5, 0x30, 0); > - > - status = via_read(dev_priv, VIA_REG_INTERRUPT); > - via_write(dev_priv, VIA_REG_INTERRUPT, status & > - ~(VIA_IRQ_VBLANK_ENABLE | dev_priv->irq_enable_mask)); > - } > -} > - > -int via_wait_irq(struct drm_device *dev, void *data, struct drm_file *file_priv) > -{ > - drm_via_irqwait_t *irqwait = data; > - struct timespec64 now; > - int ret = 0; > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > - drm_via_irq_t *cur_irq = dev_priv->via_irqs; > - int force_sequence; > - > - if (irqwait->request.irq >= dev_priv->num_irqs) { > - DRM_ERROR("Trying to wait on unknown irq %d\n", > - irqwait->request.irq); > - return -EINVAL; > - } > - > - cur_irq += irqwait->request.irq; > - > - switch (irqwait->request.type & ~VIA_IRQ_FLAGS_MASK) { > - case VIA_IRQ_RELATIVE: > - irqwait->request.sequence += > - atomic_read(&cur_irq->irq_received); > - irqwait->request.type &= ~_DRM_VBLANK_RELATIVE; > - break; > - case VIA_IRQ_ABSOLUTE: > - break; > - default: > - return -EINVAL; > - } > - > - if (irqwait->request.type & VIA_IRQ_SIGNAL) { > - DRM_ERROR("Signals on Via IRQs not implemented yet.\n"); > - return -EINVAL; > - } > - > - force_sequence = (irqwait->request.type & VIA_IRQ_FORCE_SEQUENCE); > - > - ret = via_driver_irq_wait(dev, irqwait->request.irq, force_sequence, > - &irqwait->request.sequence); > - ktime_get_ts64(&now); > - irqwait->reply.tval_sec = now.tv_sec; > - irqwait->reply.tval_usec = now.tv_nsec / NSEC_PER_USEC; > - > - return ret; > -} > diff --git a/drivers/gpu/drm/via/via_map.c b/drivers/gpu/drm/via/via_map.c > deleted file mode 100644 > index a9f6b0c11966..000000000000 > --- a/drivers/gpu/drm/via/via_map.c > +++ /dev/null > @@ -1,132 +0,0 @@ > -/* > - * Copyright 1998-2003 VIA Technologies, Inc. All Rights Reserved. > - * Copyright 2001-2003 S3 Graphics, Inc. All Rights Reserved. > - * > - * Permission is hereby granted, free of charge, to any person obtaining a > - * copy of this software and associated documentation files (the "Software"), > - * to deal in the Software without restriction, including without limitation > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > - * and/or sell copies of the Software, and to permit persons to whom the > - * Software is furnished to do so, subject to the following conditions: > - * > - * The above copyright notice and this permission notice (including the > - * next paragraph) shall be included in all copies or substantial portions > - * of the Software. > - * > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > - * VIA, S3 GRAPHICS, AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR > - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, > - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER > - * DEALINGS IN THE SOFTWARE. > - */ > - > -#include <linux/pci.h> > - > -#include <drm/drm_device.h> > -#include <drm/drm_vblank.h> > -#include <drm/via_drm.h> > - > -#include "via_drv.h" > - > -static int via_do_init_map(struct drm_device *dev, drm_via_init_t *init) > -{ > - drm_via_private_t *dev_priv = dev->dev_private; > - > - DRM_DEBUG("\n"); > - > - dev_priv->sarea = drm_legacy_getsarea(dev); > - if (!dev_priv->sarea) { > - DRM_ERROR("could not find sarea!\n"); > - dev->dev_private = (void *)dev_priv; > - via_do_cleanup_map(dev); > - return -EINVAL; > - } > - > - dev_priv->fb = drm_legacy_findmap(dev, init->fb_offset); > - if (!dev_priv->fb) { > - DRM_ERROR("could not find framebuffer!\n"); > - dev->dev_private = (void *)dev_priv; > - via_do_cleanup_map(dev); > - return -EINVAL; > - } > - dev_priv->mmio = drm_legacy_findmap(dev, init->mmio_offset); > - if (!dev_priv->mmio) { > - DRM_ERROR("could not find mmio region!\n"); > - dev->dev_private = (void *)dev_priv; > - via_do_cleanup_map(dev); > - return -EINVAL; > - } > - > - dev_priv->sarea_priv = > - (drm_via_sarea_t *) ((u8 *) dev_priv->sarea->handle + > - init->sarea_priv_offset); > - > - dev_priv->agpAddr = init->agpAddr; > - > - via_init_futex(dev_priv); > - > - via_init_dmablit(dev); > - > - dev->dev_private = (void *)dev_priv; > - return 0; > -} > - > -int via_do_cleanup_map(struct drm_device *dev) > -{ > - via_dma_cleanup(dev); > - > - return 0; > -} > - > -int via_map_init(struct drm_device *dev, void *data, struct drm_file *file_priv) > -{ > - drm_via_init_t *init = data; > - > - DRM_DEBUG("\n"); > - > - switch (init->func) { > - case VIA_INIT_MAP: > - return via_do_init_map(dev, init); > - case VIA_CLEANUP_MAP: > - return via_do_cleanup_map(dev); > - } > - > - return -EINVAL; > -} > - > -int via_driver_load(struct drm_device *dev, unsigned long chipset) > -{ > - struct pci_dev *pdev = to_pci_dev(dev->dev); > - drm_via_private_t *dev_priv; > - int ret = 0; > - > - dev_priv = kzalloc(sizeof(drm_via_private_t), GFP_KERNEL); > - if (dev_priv == NULL) > - return -ENOMEM; > - > - idr_init(&dev_priv->object_idr); > - dev->dev_private = (void *)dev_priv; > - > - dev_priv->chipset = chipset; > - > - pci_set_master(pdev); > - > - ret = drm_vblank_init(dev, 1); > - if (ret) { > - kfree(dev_priv); > - return ret; > - } > - > - return 0; > -} > - > -void via_driver_unload(struct drm_device *dev) > -{ > - drm_via_private_t *dev_priv = dev->dev_private; > - > - idr_destroy(&dev_priv->object_idr); > - > - kfree(dev_priv); > -} > diff --git a/drivers/gpu/drm/via/via_mm.c b/drivers/gpu/drm/via/via_mm.c > deleted file mode 100644 > index c9afa1a51f23..000000000000 > --- a/drivers/gpu/drm/via/via_mm.c > +++ /dev/null > @@ -1,241 +0,0 @@ > -/* > - * Copyright 2006 Tungsten Graphics Inc., Bismarck, ND., USA. > - * All rights reserved. > - * > - * Permission is hereby granted, free of charge, to any person obtaining a > - * copy of this software and associated documentation files (the "Software"), > - * to deal in the Software without restriction, including without limitation > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > - * and/or sell copies of the Software, and to permit persons to whom the > - * Software is furnished to do so, subject to the following conditions: > - * > - * The above copyright notice and this permission notice (including the > - * next paragraph) shall be included in all copies or substantial portions > - * of the Software. > - * > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > - * THE AUTHORS OR COPYRIGHT HOLDERS AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM, > - * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, > - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER > - * DEALINGS IN THE SOFTWARE. > - */ > -/* > - * Authors: Thomas Hellström <thomas-at-tungstengraphics-dot-com> > - */ > - > -#include <linux/slab.h> > - > -#include <drm/drm_device.h> > -#include <drm/drm_file.h> > -#include <drm/via_drm.h> > - > -#include "via_drv.h" > - > -#define VIA_MM_ALIGN_SHIFT 4 > -#define VIA_MM_ALIGN_MASK ((1 << VIA_MM_ALIGN_SHIFT) - 1) > - > -struct via_memblock { > - struct drm_mm_node mm_node; > - struct list_head owner_list; > -}; > - > -int via_agp_init(struct drm_device *dev, void *data, struct drm_file *file_priv) > -{ > - drm_via_agp_t *agp = data; > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > - > - mutex_lock(&dev->struct_mutex); > - drm_mm_init(&dev_priv->agp_mm, 0, agp->size >> VIA_MM_ALIGN_SHIFT); > - > - dev_priv->agp_initialized = 1; > - dev_priv->agp_offset = agp->offset; > - mutex_unlock(&dev->struct_mutex); > - > - DRM_DEBUG("offset = %u, size = %u\n", agp->offset, agp->size); > - return 0; > -} > - > -int via_fb_init(struct drm_device *dev, void *data, struct drm_file *file_priv) > -{ > - drm_via_fb_t *fb = data; > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > - > - mutex_lock(&dev->struct_mutex); > - drm_mm_init(&dev_priv->vram_mm, 0, fb->size >> VIA_MM_ALIGN_SHIFT); > - > - dev_priv->vram_initialized = 1; > - dev_priv->vram_offset = fb->offset; > - > - mutex_unlock(&dev->struct_mutex); > - DRM_DEBUG("offset = %u, size = %u\n", fb->offset, fb->size); > - > - return 0; > - > -} > - > -int via_final_context(struct drm_device *dev, int context) > -{ > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > - > - via_release_futex(dev_priv, context); > - > - /* Linux specific until context tracking code gets ported to BSD */ > - /* Last context, perform cleanup */ > - if (list_is_singular(&dev->ctxlist)) { > - DRM_DEBUG("Last Context\n"); > - drm_legacy_irq_uninstall(dev); > - via_cleanup_futex(dev_priv); > - via_do_cleanup_map(dev); > - } > - return 1; > -} > - > -void via_lastclose(struct drm_device *dev) > -{ > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > - > - if (!dev_priv) > - return; > - > - mutex_lock(&dev->struct_mutex); > - if (dev_priv->vram_initialized) { > - drm_mm_takedown(&dev_priv->vram_mm); > - dev_priv->vram_initialized = 0; > - } > - if (dev_priv->agp_initialized) { > - drm_mm_takedown(&dev_priv->agp_mm); > - dev_priv->agp_initialized = 0; > - } > - mutex_unlock(&dev->struct_mutex); > -} > - > -int via_mem_alloc(struct drm_device *dev, void *data, > - struct drm_file *file) > -{ > - drm_via_mem_t *mem = data; > - int retval = 0, user_key; > - struct via_memblock *item; > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > - struct via_file_private *file_priv = file->driver_priv; > - unsigned long tmpSize; > - > - if (mem->type > VIA_MEM_AGP) { > - DRM_ERROR("Unknown memory type allocation\n"); > - return -EINVAL; > - } > - mutex_lock(&dev->struct_mutex); > - if (0 == ((mem->type == VIA_MEM_VIDEO) ? dev_priv->vram_initialized : > - dev_priv->agp_initialized)) { > - mutex_unlock(&dev->struct_mutex); > - DRM_ERROR > - ("Attempt to allocate from uninitialized memory manager.\n"); > - return -EINVAL; > - } > - > - item = kzalloc(sizeof(*item), GFP_KERNEL); > - if (!item) { > - retval = -ENOMEM; > - goto fail_alloc; > - } > - > - tmpSize = (mem->size + VIA_MM_ALIGN_MASK) >> VIA_MM_ALIGN_SHIFT; > - if (mem->type == VIA_MEM_AGP) > - retval = drm_mm_insert_node(&dev_priv->agp_mm, > - &item->mm_node, > - tmpSize); > - else > - retval = drm_mm_insert_node(&dev_priv->vram_mm, > - &item->mm_node, > - tmpSize); > - if (retval) > - goto fail_alloc; > - > - retval = idr_alloc(&dev_priv->object_idr, item, 1, 0, GFP_KERNEL); > - if (retval < 0) > - goto fail_idr; > - user_key = retval; > - > - list_add(&item->owner_list, &file_priv->obj_list); > - mutex_unlock(&dev->struct_mutex); > - > - mem->offset = ((mem->type == VIA_MEM_VIDEO) ? > - dev_priv->vram_offset : dev_priv->agp_offset) + > - ((item->mm_node.start) << VIA_MM_ALIGN_SHIFT); > - mem->index = user_key; > - > - return 0; > - > -fail_idr: > - drm_mm_remove_node(&item->mm_node); > -fail_alloc: > - kfree(item); > - mutex_unlock(&dev->struct_mutex); > - > - mem->offset = 0; > - mem->size = 0; > - mem->index = 0; > - DRM_DEBUG("Video memory allocation failed\n"); > - > - return retval; > -} > - > -int via_mem_free(struct drm_device *dev, void *data, struct drm_file *file_priv) > -{ > - drm_via_private_t *dev_priv = dev->dev_private; > - drm_via_mem_t *mem = data; > - struct via_memblock *obj; > - > - mutex_lock(&dev->struct_mutex); > - obj = idr_find(&dev_priv->object_idr, mem->index); > - if (obj == NULL) { > - mutex_unlock(&dev->struct_mutex); > - return -EINVAL; > - } > - > - idr_remove(&dev_priv->object_idr, mem->index); > - list_del(&obj->owner_list); > - drm_mm_remove_node(&obj->mm_node); > - kfree(obj); > - mutex_unlock(&dev->struct_mutex); > - > - DRM_DEBUG("free = 0x%lx\n", mem->index); > - > - return 0; > -} > - > - > -void via_reclaim_buffers_locked(struct drm_device *dev, > - struct drm_file *file) > -{ > - struct via_file_private *file_priv = file->driver_priv; > - struct via_memblock *entry, *next; > - > - if (!(dev->master && file->master->lock.hw_lock)) > - return; > - > - drm_legacy_idlelock_take(&file->master->lock); > - > - mutex_lock(&dev->struct_mutex); > - if (list_empty(&file_priv->obj_list)) { > - mutex_unlock(&dev->struct_mutex); > - drm_legacy_idlelock_release(&file->master->lock); > - > - return; > - } > - > - via_driver_dma_quiescent(dev); > - > - list_for_each_entry_safe(entry, next, &file_priv->obj_list, > - owner_list) { > - list_del(&entry->owner_list); > - drm_mm_remove_node(&entry->mm_node); > - kfree(entry); > - } > - mutex_unlock(&dev->struct_mutex); > - > - drm_legacy_idlelock_release(&file->master->lock); > - > - return; > -} > diff --git a/drivers/gpu/drm/via/via_verifier.c b/drivers/gpu/drm/via/via_verifier.c > deleted file mode 100644 > index 3d6e3a70f318..000000000000 > --- a/drivers/gpu/drm/via/via_verifier.c > +++ /dev/null > @@ -1,1110 +0,0 @@ > -/* > - * Copyright 2004 The Unichrome Project. All Rights Reserved. > - * Copyright 2005 Thomas Hellstrom. All Rights Reserved. > - * > - * Permission is hereby granted, free of charge, to any person obtaining a > - * copy of this software and associated documentation files (the "Software"), > - * to deal in the Software without restriction, including without limitation > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > - * and/or sell copies of the Software, and to permit persons to whom the > - * Software is furnished to do so, subject to the following conditions: > - * > - * The above copyright notice and this permission notice (including the > - * next paragraph) shall be included in all copies or substantial portions > - * of the Software. > - * > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > - * THE AUTHOR(S), AND/OR THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR > - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, > - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER > - * DEALINGS IN THE SOFTWARE. > - * > - * Author: Thomas Hellstrom 2004, 2005. > - * This code was written using docs obtained under NDA from VIA Inc. > - * > - * Don't run this code directly on an AGP buffer. Due to cache problems it will > - * be very slow. > - */ > - > -#include <drm/drm_device.h> > -#include <drm/drm_legacy.h> > -#include <drm/via_drm.h> > - > -#include "via_3d_reg.h" > -#include "via_drv.h" > -#include "via_verifier.h" > - > -typedef enum { > - state_command, > - state_header2, > - state_header1, > - state_vheader5, > - state_vheader6, > - state_error > -} verifier_state_t; > - > -typedef enum { > - no_check = 0, > - check_for_header2, > - check_for_header1, > - check_for_header2_err, > - check_for_header1_err, > - check_for_fire, > - check_z_buffer_addr0, > - check_z_buffer_addr1, > - check_z_buffer_addr_mode, > - check_destination_addr0, > - check_destination_addr1, > - check_destination_addr_mode, > - check_for_dummy, > - check_for_dd, > - check_texture_addr0, > - check_texture_addr1, > - check_texture_addr2, > - check_texture_addr3, > - check_texture_addr4, > - check_texture_addr5, > - check_texture_addr6, > - check_texture_addr7, > - check_texture_addr8, > - check_texture_addr_mode, > - check_for_vertex_count, > - check_number_texunits, > - forbidden_command > -} hazard_t; > - > -/* > - * Associates each hazard above with a possible multi-command > - * sequence. For example an address that is split over multiple > - * commands and that needs to be checked at the first command > - * that does not include any part of the address. > - */ > - > -static drm_via_sequence_t seqs[] = { > - no_sequence, > - no_sequence, > - no_sequence, > - no_sequence, > - no_sequence, > - no_sequence, > - z_address, > - z_address, > - z_address, > - dest_address, > - dest_address, > - dest_address, > - no_sequence, > - no_sequence, > - tex_address, > - tex_address, > - tex_address, > - tex_address, > - tex_address, > - tex_address, > - tex_address, > - tex_address, > - tex_address, > - tex_address, > - no_sequence > -}; > - > -typedef struct { > - unsigned int code; > - hazard_t hz; > -} hz_init_t; > - > -static hz_init_t init_table1[] = { > - {0xf2, check_for_header2_err}, > - {0xf0, check_for_header1_err}, > - {0xee, check_for_fire}, > - {0xcc, check_for_dummy}, > - {0xdd, check_for_dd}, > - {0x00, no_check}, > - {0x10, check_z_buffer_addr0}, > - {0x11, check_z_buffer_addr1}, > - {0x12, check_z_buffer_addr_mode}, > - {0x13, no_check}, > - {0x14, no_check}, > - {0x15, no_check}, > - {0x23, no_check}, > - {0x24, no_check}, > - {0x33, no_check}, > - {0x34, no_check}, > - {0x35, no_check}, > - {0x36, no_check}, > - {0x37, no_check}, > - {0x38, no_check}, > - {0x39, no_check}, > - {0x3A, no_check}, > - {0x3B, no_check}, > - {0x3C, no_check}, > - {0x3D, no_check}, > - {0x3E, no_check}, > - {0x40, check_destination_addr0}, > - {0x41, check_destination_addr1}, > - {0x42, check_destination_addr_mode}, > - {0x43, no_check}, > - {0x44, no_check}, > - {0x50, no_check}, > - {0x51, no_check}, > - {0x52, no_check}, > - {0x53, no_check}, > - {0x54, no_check}, > - {0x55, no_check}, > - {0x56, no_check}, > - {0x57, no_check}, > - {0x58, no_check}, > - {0x70, no_check}, > - {0x71, no_check}, > - {0x78, no_check}, > - {0x79, no_check}, > - {0x7A, no_check}, > - {0x7B, no_check}, > - {0x7C, no_check}, > - {0x7D, check_for_vertex_count} > -}; > - > -static hz_init_t init_table2[] = { > - {0xf2, check_for_header2_err}, > - {0xf0, check_for_header1_err}, > - {0xee, check_for_fire}, > - {0xcc, check_for_dummy}, > - {0x00, check_texture_addr0}, > - {0x01, check_texture_addr0}, > - {0x02, check_texture_addr0}, > - {0x03, check_texture_addr0}, > - {0x04, check_texture_addr0}, > - {0x05, check_texture_addr0}, > - {0x06, check_texture_addr0}, > - {0x07, check_texture_addr0}, > - {0x08, check_texture_addr0}, > - {0x09, check_texture_addr0}, > - {0x20, check_texture_addr1}, > - {0x21, check_texture_addr1}, > - {0x22, check_texture_addr1}, > - {0x23, check_texture_addr4}, > - {0x2B, check_texture_addr3}, > - {0x2C, check_texture_addr3}, > - {0x2D, check_texture_addr3}, > - {0x2E, check_texture_addr3}, > - {0x2F, check_texture_addr3}, > - {0x30, check_texture_addr3}, > - {0x31, check_texture_addr3}, > - {0x32, check_texture_addr3}, > - {0x33, check_texture_addr3}, > - {0x34, check_texture_addr3}, > - {0x4B, check_texture_addr5}, > - {0x4C, check_texture_addr6}, > - {0x51, check_texture_addr7}, > - {0x52, check_texture_addr8}, > - {0x77, check_texture_addr2}, > - {0x78, no_check}, > - {0x79, no_check}, > - {0x7A, no_check}, > - {0x7B, check_texture_addr_mode}, > - {0x7C, no_check}, > - {0x7D, no_check}, > - {0x7E, no_check}, > - {0x7F, no_check}, > - {0x80, no_check}, > - {0x81, no_check}, > - {0x82, no_check}, > - {0x83, no_check}, > - {0x85, no_check}, > - {0x86, no_check}, > - {0x87, no_check}, > - {0x88, no_check}, > - {0x89, no_check}, > - {0x8A, no_check}, > - {0x90, no_check}, > - {0x91, no_check}, > - {0x92, no_check}, > - {0x93, no_check} > -}; > - > -static hz_init_t init_table3[] = { > - {0xf2, check_for_header2_err}, > - {0xf0, check_for_header1_err}, > - {0xcc, check_for_dummy}, > - {0x00, check_number_texunits} > -}; > - > -static hazard_t table1[256]; > -static hazard_t table2[256]; > -static hazard_t table3[256]; > - > -static __inline__ int > -eat_words(const uint32_t **buf, const uint32_t *buf_end, unsigned num_words) > -{ > - if ((buf_end - *buf) >= num_words) { > - *buf += num_words; > - return 0; > - } > - DRM_ERROR("Illegal termination of DMA command buffer\n"); > - return 1; > -} > - > -/* > - * Partially stolen from drm_memory.h > - */ > - > -static __inline__ drm_local_map_t *via_drm_lookup_agp_map(drm_via_state_t *seq, > - unsigned long offset, > - unsigned long size, > - struct drm_device *dev) > -{ > - struct drm_map_list *r_list; > - drm_local_map_t *map = seq->map_cache; > - > - if (map && map->offset <= offset > - && (offset + size) <= (map->offset + map->size)) { > - return map; > - } > - > - list_for_each_entry(r_list, &dev->maplist, head) { > - map = r_list->map; > - if (!map) > - continue; > - if (map->offset <= offset > - && (offset + size) <= (map->offset + map->size) > - && !(map->flags & _DRM_RESTRICTED) > - && (map->type == _DRM_AGP)) { > - seq->map_cache = map; > - return map; > - } > - } > - return NULL; > -} > - > -/* > - * Require that all AGP texture levels reside in the same AGP map which should > - * be mappable by the client. This is not a big restriction. > - * FIXME: To actually enforce this security policy strictly, drm_rmmap > - * would have to wait for dma quiescent before removing an AGP map. > - * The via_drm_lookup_agp_map call in reality seems to take > - * very little CPU time. > - */ > - > -static __inline__ int finish_current_sequence(drm_via_state_t * cur_seq) > -{ > - switch (cur_seq->unfinished) { > - case z_address: > - DRM_DEBUG("Z Buffer start address is 0x%x\n", cur_seq->z_addr); > - break; > - case dest_address: > - DRM_DEBUG("Destination start address is 0x%x\n", > - cur_seq->d_addr); > - break; > - case tex_address: > - if (cur_seq->agp_texture) { > - unsigned start = > - cur_seq->tex_level_lo[cur_seq->texture]; > - unsigned end = cur_seq->tex_level_hi[cur_seq->texture]; > - unsigned long lo = ~0, hi = 0, tmp; > - uint32_t *addr, *pitch, *height, tex; > - unsigned i; > - int npot; > - > - if (end > 9) > - end = 9; > - if (start > 9) > - start = 9; > - > - addr = > - &(cur_seq->t_addr[tex = cur_seq->texture][start]); > - pitch = &(cur_seq->pitch[tex][start]); > - height = &(cur_seq->height[tex][start]); > - npot = cur_seq->tex_npot[tex]; > - for (i = start; i <= end; ++i) { > - tmp = *addr++; > - if (tmp < lo) > - lo = tmp; > - if (i == 0 && npot) > - tmp += (*height++ * *pitch++); > - else > - tmp += (*height++ << *pitch++); > - if (tmp > hi) > - hi = tmp; > - } > - > - if (!via_drm_lookup_agp_map > - (cur_seq, lo, hi - lo, cur_seq->dev)) { > - DRM_ERROR > - ("AGP texture is not in allowed map\n"); > - return 2; > - } > - } > - break; > - default: > - break; > - } > - cur_seq->unfinished = no_sequence; > - return 0; > -} > - > -static __inline__ int > -investigate_hazard(uint32_t cmd, hazard_t hz, drm_via_state_t *cur_seq) > -{ > - register uint32_t tmp, *tmp_addr; > - > - if (cur_seq->unfinished && (cur_seq->unfinished != seqs[hz])) { > - int ret; > - if ((ret = finish_current_sequence(cur_seq))) > - return ret; > - } > - > - switch (hz) { > - case check_for_header2: > - if (cmd == HALCYON_HEADER2) > - return 1; > - return 0; > - case check_for_header1: > - if ((cmd & HALCYON_HEADER1MASK) == HALCYON_HEADER1) > - return 1; > - return 0; > - case check_for_header2_err: > - if (cmd == HALCYON_HEADER2) > - return 1; > - DRM_ERROR("Illegal DMA HALCYON_HEADER2 command\n"); > - break; > - case check_for_header1_err: > - if ((cmd & HALCYON_HEADER1MASK) == HALCYON_HEADER1) > - return 1; > - DRM_ERROR("Illegal DMA HALCYON_HEADER1 command\n"); > - break; > - case check_for_fire: > - if ((cmd & HALCYON_FIREMASK) == HALCYON_FIRECMD) > - return 1; > - DRM_ERROR("Illegal DMA HALCYON_FIRECMD command\n"); > - break; > - case check_for_dummy: > - if (HC_DUMMY == cmd) > - return 0; > - DRM_ERROR("Illegal DMA HC_DUMMY command\n"); > - break; > - case check_for_dd: > - if (0xdddddddd == cmd) > - return 0; > - DRM_ERROR("Illegal DMA 0xdddddddd command\n"); > - break; > - case check_z_buffer_addr0: > - cur_seq->unfinished = z_address; > - cur_seq->z_addr = (cur_seq->z_addr & 0xFF000000) | > - (cmd & 0x00FFFFFF); > - return 0; > - case check_z_buffer_addr1: > - cur_seq->unfinished = z_address; > - cur_seq->z_addr = (cur_seq->z_addr & 0x00FFFFFF) | > - ((cmd & 0xFF) << 24); > - return 0; > - case check_z_buffer_addr_mode: > - cur_seq->unfinished = z_address; > - if ((cmd & 0x0000C000) == 0) > - return 0; > - DRM_ERROR("Attempt to place Z buffer in system memory\n"); > - return 2; > - case check_destination_addr0: > - cur_seq->unfinished = dest_address; > - cur_seq->d_addr = (cur_seq->d_addr & 0xFF000000) | > - (cmd & 0x00FFFFFF); > - return 0; > - case check_destination_addr1: > - cur_seq->unfinished = dest_address; > - cur_seq->d_addr = (cur_seq->d_addr & 0x00FFFFFF) | > - ((cmd & 0xFF) << 24); > - return 0; > - case check_destination_addr_mode: > - cur_seq->unfinished = dest_address; > - if ((cmd & 0x0000C000) == 0) > - return 0; > - DRM_ERROR > - ("Attempt to place 3D drawing buffer in system memory\n"); > - return 2; > - case check_texture_addr0: > - cur_seq->unfinished = tex_address; > - tmp = (cmd >> 24); > - tmp_addr = &cur_seq->t_addr[cur_seq->texture][tmp]; > - *tmp_addr = (*tmp_addr & 0xFF000000) | (cmd & 0x00FFFFFF); > - return 0; > - case check_texture_addr1: > - cur_seq->unfinished = tex_address; > - tmp = ((cmd >> 24) - 0x20); > - tmp += tmp << 1; > - tmp_addr = &cur_seq->t_addr[cur_seq->texture][tmp]; > - *tmp_addr = (*tmp_addr & 0x00FFFFFF) | ((cmd & 0xFF) << 24); > - tmp_addr++; > - *tmp_addr = (*tmp_addr & 0x00FFFFFF) | ((cmd & 0xFF00) << 16); > - tmp_addr++; > - *tmp_addr = (*tmp_addr & 0x00FFFFFF) | ((cmd & 0xFF0000) << 8); > - return 0; > - case check_texture_addr2: > - cur_seq->unfinished = tex_address; > - cur_seq->tex_level_lo[tmp = cur_seq->texture] = cmd & 0x3F; > - cur_seq->tex_level_hi[tmp] = (cmd & 0xFC0) >> 6; > - return 0; > - case check_texture_addr3: > - cur_seq->unfinished = tex_address; > - tmp = ((cmd >> 24) - HC_SubA_HTXnL0Pit); > - if (tmp == 0 && > - (cmd & HC_HTXnEnPit_MASK)) { > - cur_seq->pitch[cur_seq->texture][tmp] = > - (cmd & HC_HTXnLnPit_MASK); > - cur_seq->tex_npot[cur_seq->texture] = 1; > - } else { > - cur_seq->pitch[cur_seq->texture][tmp] = > - (cmd & HC_HTXnLnPitE_MASK) >> HC_HTXnLnPitE_SHIFT; > - cur_seq->tex_npot[cur_seq->texture] = 0; > - if (cmd & 0x000FFFFF) { > - DRM_ERROR > - ("Unimplemented texture level 0 pitch mode.\n"); > - return 2; > - } > - } > - return 0; > - case check_texture_addr4: > - cur_seq->unfinished = tex_address; > - tmp_addr = &cur_seq->t_addr[cur_seq->texture][9]; > - *tmp_addr = (*tmp_addr & 0x00FFFFFF) | ((cmd & 0xFF) << 24); > - return 0; > - case check_texture_addr5: > - case check_texture_addr6: > - cur_seq->unfinished = tex_address; > - /* > - * Texture width. We don't care since we have the pitch. > - */ > - return 0; > - case check_texture_addr7: > - cur_seq->unfinished = tex_address; > - tmp_addr = &(cur_seq->height[cur_seq->texture][0]); > - tmp_addr[5] = 1 << ((cmd & 0x00F00000) >> 20); > - tmp_addr[4] = 1 << ((cmd & 0x000F0000) >> 16); > - tmp_addr[3] = 1 << ((cmd & 0x0000F000) >> 12); > - tmp_addr[2] = 1 << ((cmd & 0x00000F00) >> 8); > - tmp_addr[1] = 1 << ((cmd & 0x000000F0) >> 4); > - tmp_addr[0] = 1 << (cmd & 0x0000000F); > - return 0; > - case check_texture_addr8: > - cur_seq->unfinished = tex_address; > - tmp_addr = &(cur_seq->height[cur_seq->texture][0]); > - tmp_addr[9] = 1 << ((cmd & 0x0000F000) >> 12); > - tmp_addr[8] = 1 << ((cmd & 0x00000F00) >> 8); > - tmp_addr[7] = 1 << ((cmd & 0x000000F0) >> 4); > - tmp_addr[6] = 1 << (cmd & 0x0000000F); > - return 0; > - case check_texture_addr_mode: > - cur_seq->unfinished = tex_address; > - if (2 == (tmp = cmd & 0x00000003)) { > - DRM_ERROR > - ("Attempt to fetch texture from system memory.\n"); > - return 2; > - } > - cur_seq->agp_texture = (tmp == 3); > - cur_seq->tex_palette_size[cur_seq->texture] = > - (cmd >> 16) & 0x000000007; > - return 0; > - case check_for_vertex_count: > - cur_seq->vertex_count = cmd & 0x0000FFFF; > - return 0; > - case check_number_texunits: > - cur_seq->multitex = (cmd >> 3) & 1; > - return 0; > - default: > - DRM_ERROR("Illegal DMA data: 0x%x\n", cmd); > - return 2; > - } > - return 2; > -} > - > -static __inline__ int > -via_check_prim_list(uint32_t const **buffer, const uint32_t * buf_end, > - drm_via_state_t *cur_seq) > -{ > - drm_via_private_t *dev_priv = > - (drm_via_private_t *) cur_seq->dev->dev_private; > - uint32_t a_fire, bcmd, dw_count; > - int ret = 0; > - int have_fire; > - const uint32_t *buf = *buffer; > - > - while (buf < buf_end) { > - have_fire = 0; > - if ((buf_end - buf) < 2) { > - DRM_ERROR > - ("Unexpected termination of primitive list.\n"); > - ret = 1; > - break; > - } > - if ((*buf & HC_ACMD_MASK) != HC_ACMD_HCmdB) > - break; > - bcmd = *buf++; > - if ((*buf & HC_ACMD_MASK) != HC_ACMD_HCmdA) { > - DRM_ERROR("Expected Vertex List A command, got 0x%x\n", > - *buf); > - ret = 1; > - break; > - } > - a_fire = > - *buf++ | HC_HPLEND_MASK | HC_HPMValidN_MASK | > - HC_HE3Fire_MASK; > - > - /* > - * How many dwords per vertex ? > - */ > - > - if (cur_seq->agp && ((bcmd & (0xF << 11)) == 0)) { > - DRM_ERROR("Illegal B command vertex data for AGP.\n"); > - ret = 1; > - break; > - } > - > - dw_count = 0; > - if (bcmd & (1 << 7)) > - dw_count += (cur_seq->multitex) ? 2 : 1; > - if (bcmd & (1 << 8)) > - dw_count += (cur_seq->multitex) ? 2 : 1; > - if (bcmd & (1 << 9)) > - dw_count++; > - if (bcmd & (1 << 10)) > - dw_count++; > - if (bcmd & (1 << 11)) > - dw_count++; > - if (bcmd & (1 << 12)) > - dw_count++; > - if (bcmd & (1 << 13)) > - dw_count++; > - if (bcmd & (1 << 14)) > - dw_count++; > - > - while (buf < buf_end) { > - if (*buf == a_fire) { > - if (dev_priv->num_fire_offsets >= > - VIA_FIRE_BUF_SIZE) { > - DRM_ERROR("Fire offset buffer full.\n"); > - ret = 1; > - break; > - } > - dev_priv->fire_offsets[dev_priv-> > - num_fire_offsets++] = > - buf; > - have_fire = 1; > - buf++; > - if (buf < buf_end && *buf == a_fire) > - buf++; > - break; > - } > - if ((*buf == HALCYON_HEADER2) || > - ((*buf & HALCYON_FIREMASK) == HALCYON_FIRECMD)) { > - DRM_ERROR("Missing Vertex Fire command, " > - "Stray Vertex Fire command or verifier " > - "lost sync.\n"); > - ret = 1; > - break; > - } > - if ((ret = eat_words(&buf, buf_end, dw_count))) > - break; > - } > - if (buf >= buf_end && !have_fire) { > - DRM_ERROR("Missing Vertex Fire command or verifier " > - "lost sync.\n"); > - ret = 1; > - break; > - } > - if (cur_seq->agp && ((buf - cur_seq->buf_start) & 0x01)) { > - DRM_ERROR("AGP Primitive list end misaligned.\n"); > - ret = 1; > - break; > - } > - } > - *buffer = buf; > - return ret; > -} > - > -static __inline__ verifier_state_t > -via_check_header2(uint32_t const **buffer, const uint32_t *buf_end, > - drm_via_state_t *hc_state) > -{ > - uint32_t cmd; > - int hz_mode; > - hazard_t hz; > - const uint32_t *buf = *buffer; > - const hazard_t *hz_table; > - > - if ((buf_end - buf) < 2) { > - DRM_ERROR > - ("Illegal termination of DMA HALCYON_HEADER2 sequence.\n"); > - return state_error; > - } > - buf++; > - cmd = (*buf++ & 0xFFFF0000) >> 16; > - > - switch (cmd) { > - case HC_ParaType_CmdVdata: > - if (via_check_prim_list(&buf, buf_end, hc_state)) > - return state_error; > - *buffer = buf; > - return state_command; > - case HC_ParaType_NotTex: > - hz_table = table1; > - break; > - case HC_ParaType_Tex: > - hc_state->texture = 0; > - hz_table = table2; > - break; > - case (HC_ParaType_Tex | (HC_SubType_Tex1 << 8)): > - hc_state->texture = 1; > - hz_table = table2; > - break; > - case (HC_ParaType_Tex | (HC_SubType_TexGeneral << 8)): > - hz_table = table3; > - break; > - case HC_ParaType_Auto: > - if (eat_words(&buf, buf_end, 2)) > - return state_error; > - *buffer = buf; > - return state_command; > - case (HC_ParaType_Palette | (HC_SubType_Stipple << 8)): > - if (eat_words(&buf, buf_end, 32)) > - return state_error; > - *buffer = buf; > - return state_command; > - case (HC_ParaType_Palette | (HC_SubType_TexPalette0 << 8)): > - case (HC_ParaType_Palette | (HC_SubType_TexPalette1 << 8)): > - DRM_ERROR("Texture palettes are rejected because of " > - "lack of info how to determine their size.\n"); > - return state_error; > - case (HC_ParaType_Palette | (HC_SubType_FogTable << 8)): > - DRM_ERROR("Fog factor palettes are rejected because of " > - "lack of info how to determine their size.\n"); > - return state_error; > - default: > - > - /* > - * There are some unimplemented HC_ParaTypes here, that > - * need to be implemented if the Mesa driver is extended. > - */ > - > - DRM_ERROR("Invalid or unimplemented HALCYON_HEADER2 " > - "DMA subcommand: 0x%x. Previous dword: 0x%x\n", > - cmd, *(buf - 2)); > - *buffer = buf; > - return state_error; > - } > - > - while (buf < buf_end) { > - cmd = *buf++; > - if ((hz = hz_table[cmd >> 24])) { > - if ((hz_mode = investigate_hazard(cmd, hz, hc_state))) { > - if (hz_mode == 1) { > - buf--; > - break; > - } > - return state_error; > - } > - } else if (hc_state->unfinished && > - finish_current_sequence(hc_state)) { > - return state_error; > - } > - } > - if (hc_state->unfinished && finish_current_sequence(hc_state)) > - return state_error; > - *buffer = buf; > - return state_command; > -} > - > -static __inline__ verifier_state_t > -via_parse_header2(drm_via_private_t *dev_priv, uint32_t const **buffer, > - const uint32_t *buf_end, int *fire_count) > -{ > - uint32_t cmd; > - const uint32_t *buf = *buffer; > - const uint32_t *next_fire; > - int burst = 0; > - > - next_fire = dev_priv->fire_offsets[*fire_count]; > - buf++; > - cmd = (*buf & 0xFFFF0000) >> 16; > - via_write(dev_priv, HC_REG_TRANS_SET + HC_REG_BASE, *buf++); > - switch (cmd) { > - case HC_ParaType_CmdVdata: > - while ((buf < buf_end) && > - (*fire_count < dev_priv->num_fire_offsets) && > - (*buf & HC_ACMD_MASK) == HC_ACMD_HCmdB) { > - while (buf <= next_fire) { > - via_write(dev_priv, HC_REG_TRANS_SPACE + HC_REG_BASE + > - (burst & 63), *buf++); > - burst += 4; > - } > - if ((buf < buf_end) > - && ((*buf & HALCYON_FIREMASK) == HALCYON_FIRECMD)) > - buf++; > - > - if (++(*fire_count) < dev_priv->num_fire_offsets) > - next_fire = dev_priv->fire_offsets[*fire_count]; > - } > - break; > - default: > - while (buf < buf_end) { > - > - if (*buf == HC_HEADER2 || > - (*buf & HALCYON_HEADER1MASK) == HALCYON_HEADER1 || > - (*buf & VIA_VIDEOMASK) == VIA_VIDEO_HEADER5 || > - (*buf & VIA_VIDEOMASK) == VIA_VIDEO_HEADER6) > - break; > - > - via_write(dev_priv, HC_REG_TRANS_SPACE + HC_REG_BASE + > - (burst & 63), *buf++); > - burst += 4; > - } > - } > - *buffer = buf; > - return state_command; > -} > - > -static __inline__ int verify_mmio_address(uint32_t address) > -{ > - if ((address > 0x3FF) && (address < 0xC00)) { > - DRM_ERROR("Invalid VIDEO DMA command. " > - "Attempt to access 3D- or command burst area.\n"); > - return 1; > - } else if ((address > 0xCFF) && (address < 0x1300)) { > - DRM_ERROR("Invalid VIDEO DMA command. " > - "Attempt to access PCI DMA area.\n"); > - return 1; > - } else if (address > 0x13FF) { > - DRM_ERROR("Invalid VIDEO DMA command. " > - "Attempt to access VGA registers.\n"); > - return 1; > - } > - return 0; > -} > - > -static __inline__ int > -verify_video_tail(uint32_t const **buffer, const uint32_t * buf_end, > - uint32_t dwords) > -{ > - const uint32_t *buf = *buffer; > - > - if (buf_end - buf < dwords) { > - DRM_ERROR("Illegal termination of video command.\n"); > - return 1; > - } > - while (dwords--) { > - if (*buf++) { > - DRM_ERROR("Illegal video command tail.\n"); > - return 1; > - } > - } > - *buffer = buf; > - return 0; > -} > - > -static __inline__ verifier_state_t > -via_check_header1(uint32_t const **buffer, const uint32_t * buf_end) > -{ > - uint32_t cmd; > - const uint32_t *buf = *buffer; > - verifier_state_t ret = state_command; > - > - while (buf < buf_end) { > - cmd = *buf; > - if ((cmd > ((0x3FF >> 2) | HALCYON_HEADER1)) && > - (cmd < ((0xC00 >> 2) | HALCYON_HEADER1))) { > - if ((cmd & HALCYON_HEADER1MASK) != HALCYON_HEADER1) > - break; > - DRM_ERROR("Invalid HALCYON_HEADER1 command. " > - "Attempt to access 3D- or command burst area.\n"); > - ret = state_error; > - break; > - } else if (cmd > ((0xCFF >> 2) | HALCYON_HEADER1)) { > - if ((cmd & HALCYON_HEADER1MASK) != HALCYON_HEADER1) > - break; > - DRM_ERROR("Invalid HALCYON_HEADER1 command. " > - "Attempt to access VGA registers.\n"); > - ret = state_error; > - break; > - } else { > - buf += 2; > - } > - } > - *buffer = buf; > - return ret; > -} > - > -static __inline__ verifier_state_t > -via_parse_header1(drm_via_private_t *dev_priv, uint32_t const **buffer, > - const uint32_t *buf_end) > -{ > - register uint32_t cmd; > - const uint32_t *buf = *buffer; > - > - while (buf < buf_end) { > - cmd = *buf; > - if ((cmd & HALCYON_HEADER1MASK) != HALCYON_HEADER1) > - break; > - via_write(dev_priv, (cmd & ~HALCYON_HEADER1MASK) << 2, *++buf); > - buf++; > - } > - *buffer = buf; > - return state_command; > -} > - > -static __inline__ verifier_state_t > -via_check_vheader5(uint32_t const **buffer, const uint32_t *buf_end) > -{ > - uint32_t data; > - const uint32_t *buf = *buffer; > - > - if (buf_end - buf < 4) { > - DRM_ERROR("Illegal termination of video header5 command\n"); > - return state_error; > - } > - > - data = *buf++ & ~VIA_VIDEOMASK; > - if (verify_mmio_address(data)) > - return state_error; > - > - data = *buf++; > - if (*buf++ != 0x00F50000) { > - DRM_ERROR("Illegal header5 header data\n"); > - return state_error; > - } > - if (*buf++ != 0x00000000) { > - DRM_ERROR("Illegal header5 header data\n"); > - return state_error; > - } > - if (eat_words(&buf, buf_end, data)) > - return state_error; > - if ((data & 3) && verify_video_tail(&buf, buf_end, 4 - (data & 3))) > - return state_error; > - *buffer = buf; > - return state_command; > - > -} > - > -static __inline__ verifier_state_t > -via_parse_vheader5(drm_via_private_t *dev_priv, uint32_t const **buffer, > - const uint32_t *buf_end) > -{ > - uint32_t addr, count, i; > - const uint32_t *buf = *buffer; > - > - addr = *buf++ & ~VIA_VIDEOMASK; > - i = count = *buf; > - buf += 3; > - while (i--) > - via_write(dev_priv, addr, *buf++); > - if (count & 3) > - buf += 4 - (count & 3); > - *buffer = buf; > - return state_command; > -} > - > -static __inline__ verifier_state_t > -via_check_vheader6(uint32_t const **buffer, const uint32_t * buf_end) > -{ > - uint32_t data; > - const uint32_t *buf = *buffer; > - uint32_t i; > - > - if (buf_end - buf < 4) { > - DRM_ERROR("Illegal termination of video header6 command\n"); > - return state_error; > - } > - buf++; > - data = *buf++; > - if (*buf++ != 0x00F60000) { > - DRM_ERROR("Illegal header6 header data\n"); > - return state_error; > - } > - if (*buf++ != 0x00000000) { > - DRM_ERROR("Illegal header6 header data\n"); > - return state_error; > - } > - if ((buf_end - buf) < (data << 1)) { > - DRM_ERROR("Illegal termination of video header6 command\n"); > - return state_error; > - } > - for (i = 0; i < data; ++i) { > - if (verify_mmio_address(*buf++)) > - return state_error; > - buf++; > - } > - data <<= 1; > - if ((data & 3) && verify_video_tail(&buf, buf_end, 4 - (data & 3))) > - return state_error; > - *buffer = buf; > - return state_command; > -} > - > -static __inline__ verifier_state_t > -via_parse_vheader6(drm_via_private_t *dev_priv, uint32_t const **buffer, > - const uint32_t *buf_end) > -{ > - > - uint32_t addr, count, i; > - const uint32_t *buf = *buffer; > - > - i = count = *++buf; > - buf += 3; > - while (i--) { > - addr = *buf++; > - via_write(dev_priv, addr, *buf++); > - } > - count <<= 1; > - if (count & 3) > - buf += 4 - (count & 3); > - *buffer = buf; > - return state_command; > -} > - > -int > -via_verify_command_stream(const uint32_t * buf, unsigned int size, > - struct drm_device * dev, int agp) > -{ > - > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > - drm_via_state_t *hc_state = &dev_priv->hc_state; > - drm_via_state_t saved_state = *hc_state; > - uint32_t cmd; > - const uint32_t *buf_end = buf + (size >> 2); > - verifier_state_t state = state_command; > - int cme_video; > - int supported_3d; > - > - cme_video = (dev_priv->chipset == VIA_PRO_GROUP_A || > - dev_priv->chipset == VIA_DX9_0); > - > - supported_3d = dev_priv->chipset != VIA_DX9_0; > - > - hc_state->dev = dev; > - hc_state->unfinished = no_sequence; > - hc_state->map_cache = NULL; > - hc_state->agp = agp; > - hc_state->buf_start = buf; > - dev_priv->num_fire_offsets = 0; > - > - while (buf < buf_end) { > - > - switch (state) { > - case state_header2: > - state = via_check_header2(&buf, buf_end, hc_state); > - break; > - case state_header1: > - state = via_check_header1(&buf, buf_end); > - break; > - case state_vheader5: > - state = via_check_vheader5(&buf, buf_end); > - break; > - case state_vheader6: > - state = via_check_vheader6(&buf, buf_end); > - break; > - case state_command: > - cmd = *buf; > - if ((cmd == HALCYON_HEADER2) && supported_3d) > - state = state_header2; > - else if ((cmd & HALCYON_HEADER1MASK) == HALCYON_HEADER1) > - state = state_header1; > - else if (cme_video > - && (cmd & VIA_VIDEOMASK) == VIA_VIDEO_HEADER5) > - state = state_vheader5; > - else if (cme_video > - && (cmd & VIA_VIDEOMASK) == VIA_VIDEO_HEADER6) > - state = state_vheader6; > - else if ((cmd == HALCYON_HEADER2) && !supported_3d) { > - DRM_ERROR("Accelerated 3D is not supported on this chipset yet.\n"); > - state = state_error; > - } else { > - DRM_ERROR > - ("Invalid / Unimplemented DMA HEADER command. 0x%x\n", > - cmd); > - state = state_error; > - } > - break; > - case state_error: > - default: > - *hc_state = saved_state; > - return -EINVAL; > - } > - } > - if (state == state_error) { > - *hc_state = saved_state; > - return -EINVAL; > - } > - return 0; > -} > - > -int > -via_parse_command_stream(struct drm_device *dev, const uint32_t *buf, > - unsigned int size) > -{ > - > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > - uint32_t cmd; > - const uint32_t *buf_end = buf + (size >> 2); > - verifier_state_t state = state_command; > - int fire_count = 0; > - > - while (buf < buf_end) { > - > - switch (state) { > - case state_header2: > - state = > - via_parse_header2(dev_priv, &buf, buf_end, > - &fire_count); > - break; > - case state_header1: > - state = via_parse_header1(dev_priv, &buf, buf_end); > - break; > - case state_vheader5: > - state = via_parse_vheader5(dev_priv, &buf, buf_end); > - break; > - case state_vheader6: > - state = via_parse_vheader6(dev_priv, &buf, buf_end); > - break; > - case state_command: > - cmd = *buf; > - if (cmd == HALCYON_HEADER2) > - state = state_header2; > - else if ((cmd & HALCYON_HEADER1MASK) == HALCYON_HEADER1) > - state = state_header1; > - else if ((cmd & VIA_VIDEOMASK) == VIA_VIDEO_HEADER5) > - state = state_vheader5; > - else if ((cmd & VIA_VIDEOMASK) == VIA_VIDEO_HEADER6) > - state = state_vheader6; > - else { > - DRM_ERROR > - ("Invalid / Unimplemented DMA HEADER command. 0x%x\n", > - cmd); > - state = state_error; > - } > - break; > - case state_error: > - default: > - return -EINVAL; > - } > - } > - if (state == state_error) > - return -EINVAL; > - return 0; > -} > - > -static void > -setup_hazard_table(hz_init_t init_table[], hazard_t table[], int size) > -{ > - int i; > - > - for (i = 0; i < 256; ++i) > - table[i] = forbidden_command; > - > - for (i = 0; i < size; ++i) > - table[init_table[i].code] = init_table[i].hz; > -} > - > -void via_init_command_verifier(void) > -{ > - setup_hazard_table(init_table1, table1, ARRAY_SIZE(init_table1)); > - setup_hazard_table(init_table2, table2, ARRAY_SIZE(init_table2)); > - setup_hazard_table(init_table3, table3, ARRAY_SIZE(init_table3)); > -} > diff --git a/drivers/gpu/drm/via/via_verifier.h b/drivers/gpu/drm/via/via_verifier.h > deleted file mode 100644 > index 26b6d361ab95..000000000000 > --- a/drivers/gpu/drm/via/via_verifier.h > +++ /dev/null > @@ -1,62 +0,0 @@ > -/* > - * Copyright 2004 The Unichrome Project. All Rights Reserved. > - * > - * Permission is hereby granted, free of charge, to any person obtaining a > - * copy of this software and associated documentation files (the "Software"), > - * to deal in the Software without restriction, including without limitation > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > - * and/or sell copies of the Software, and to permit persons to whom the > - * Software is furnished to do so, subject to the following conditions: > - * > - * The above copyright notice and this permission notice (including the > - * next paragraph) shall be included in all copies or substantial portions > - * of the Software. > - * > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > - * THE UNICHROME PROJECT, AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR > - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, > - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER > - * DEALINGS IN THE SOFTWARE. > - * > - * Author: Thomas Hellström 2004. > - */ > - > -#ifndef _VIA_VERIFIER_H_ > -#define _VIA_VERIFIER_H_ > - > -typedef enum { > - no_sequence = 0, > - z_address, > - dest_address, > - tex_address > -} drm_via_sequence_t; > - > -typedef struct { > - unsigned texture; > - uint32_t z_addr; > - uint32_t d_addr; > - uint32_t t_addr[2][10]; > - uint32_t pitch[2][10]; > - uint32_t height[2][10]; > - uint32_t tex_level_lo[2]; > - uint32_t tex_level_hi[2]; > - uint32_t tex_palette_size[2]; > - uint32_t tex_npot[2]; > - drm_via_sequence_t unfinished; > - int agp_texture; > - int multitex; > - struct drm_device *dev; > - drm_local_map_t *map_cache; > - uint32_t vertex_count; > - int agp; > - const uint32_t *buf_start; > -} drm_via_state_t; > - > -extern int via_verify_command_stream(const uint32_t *buf, unsigned int size, > - struct drm_device *dev, int agp); > -extern int via_parse_command_stream(struct drm_device *dev, const uint32_t *buf, > - unsigned int size); > - > -#endif > diff --git a/drivers/gpu/drm/via/via_video.c b/drivers/gpu/drm/via/via_video.c > deleted file mode 100644 > index 53b1f58f99b4..000000000000 > --- a/drivers/gpu/drm/via/via_video.c > +++ /dev/null > @@ -1,94 +0,0 @@ > -/* > - * Copyright 2005 Thomas Hellstrom. All Rights Reserved. > - * > - * Permission is hereby granted, free of charge, to any person obtaining a > - * copy of this software and associated documentation files (the "Software"), > - * to deal in the Software without restriction, including without limitation > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > - * and/or sell copies of the Software, and to permit persons to whom the > - * Software is furnished to do so, subject to the following conditions: > - * > - * The above copyright notice and this permission notice (including the > - * next paragraph) shall be included in all copies or substantial portions > - * of the Software. > - * > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > - * THE AUTHOR(S), AND/OR THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR > - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, > - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER > - * DEALINGS IN THE SOFTWARE. > - * > - * Author: Thomas Hellstrom 2005. > - * > - * Video and XvMC related functions. > - */ > - > -#include <drm/drm_device.h> > -#include <drm/via_drm.h> > - > -#include "via_drv.h" > - > -void via_init_futex(drm_via_private_t *dev_priv) > -{ > - unsigned int i; > - > - DRM_DEBUG("\n"); > - > - for (i = 0; i < VIA_NR_XVMC_LOCKS; ++i) { > - init_waitqueue_head(&(dev_priv->decoder_queue[i])); > - XVMCLOCKPTR(dev_priv->sarea_priv, i)->lock = 0; > - } > -} > - > -void via_cleanup_futex(drm_via_private_t *dev_priv) > -{ > -} > - > -void via_release_futex(drm_via_private_t *dev_priv, int context) > -{ > - unsigned int i; > - volatile int *lock; > - > - if (!dev_priv->sarea_priv) > - return; > - > - for (i = 0; i < VIA_NR_XVMC_LOCKS; ++i) { > - lock = (volatile int *)XVMCLOCKPTR(dev_priv->sarea_priv, i); > - if ((_DRM_LOCKING_CONTEXT(*lock) == context)) { > - if (_DRM_LOCK_IS_HELD(*lock) > - && (*lock & _DRM_LOCK_CONT)) { > - wake_up(&(dev_priv->decoder_queue[i])); > - } > - *lock = 0; > - } > - } > -} > - > -int via_decoder_futex(struct drm_device *dev, void *data, struct drm_file *file_priv) > -{ > - drm_via_futex_t *fx = data; > - volatile int *lock; > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > - drm_via_sarea_t *sAPriv = dev_priv->sarea_priv; > - int ret = 0; > - > - DRM_DEBUG("\n"); > - > - if (fx->lock >= VIA_NR_XVMC_LOCKS) > - return -EFAULT; > - > - lock = (volatile int *)XVMCLOCKPTR(sAPriv, fx->lock); > - > - switch (fx->func) { > - case VIA_FUTEX_WAIT: > - VIA_WAIT_ON(ret, dev_priv->decoder_queue[fx->lock], > - (fx->ms / 10) * (HZ / 100), *lock != fx->val); > - return ret; > - case VIA_FUTEX_WAKE: > - wake_up(&(dev_priv->decoder_queue[fx->lock])); > - return 0; > - } > - return 0; > -} > -- > 2.35.1 > ^ permalink raw reply [flat|nested] 5+ messages in thread
* Re: [PATCH 1/1] drm/via: Delete VIA DRM code 2022-06-26 16:17 ` Peter Robinson @ 2022-06-27 14:12 ` Kevin Brace 0 siblings, 0 replies; 5+ messages in thread From: Kevin Brace @ 2022-06-27 14:12 UTC (permalink / raw) To: Peter Robinson; +Cc: dri-devel Hi Peter, Yes, I noticed that drivers/gpu/drm/Kconfig still had the old reference to drm/via. I will correct this. I also noticed that via_drm.h was not being removed by the patch. I missed this one as well. Also, there has to be changes to pci_ids.h for the code to properly compile, and the patches posted already does not handle this. I will post v2 patches soon to correct these issues. Regards, Kevin Brace Brace Computer Laboratory blog https://bracecomputerlab.com > Sent: Sunday, June 26, 2022 at 11:17 AM > From: "Peter Robinson" <pbrobinson@gmail.com> > To: "Kevin Brace" <kevinbrace@gmx.com> > Cc: dri-devel@lists.freedesktop.org, "Kevin Brace" <kevinbrace@bracecomputerlab.com> > Subject: Re: [PATCH 1/1] drm/via: Delete VIA DRM code > > ? > There should be some description for the deletion. > > Also shouldn't the DRM_VIA entry be removed from drivers/gpu/drm/Kconfig? > > > From: Kevin Brace <kevinbrace@bracecomputerlab.com> > > > > Signed-off-by: Kevin Brace <kevinbrace@bracecomputerlab.com> > > --- > > drivers/gpu/drm/Makefile | 1 - > > drivers/gpu/drm/via/Makefile | 8 - > > drivers/gpu/drm/via/via_3d_reg.h | 1650 ---------------------------- > > drivers/gpu/drm/via/via_dma.c | 744 ------------- > > drivers/gpu/drm/via/via_dmablit.c | 807 -------------- > > drivers/gpu/drm/via/via_dmablit.h | 140 --- > > drivers/gpu/drm/via/via_drv.c | 124 --- > > drivers/gpu/drm/via/via_drv.h | 229 ---- > > drivers/gpu/drm/via/via_irq.c | 388 ------- > > drivers/gpu/drm/via/via_map.c | 132 --- > > drivers/gpu/drm/via/via_mm.c | 241 ---- > > drivers/gpu/drm/via/via_verifier.c | 1110 ------------------- > > drivers/gpu/drm/via/via_verifier.h | 62 -- > > drivers/gpu/drm/via/via_video.c | 94 -- > > 14 files changed, 5730 deletions(-) > > delete mode 100644 drivers/gpu/drm/via/Makefile > > delete mode 100644 drivers/gpu/drm/via/via_3d_reg.h > > delete mode 100644 drivers/gpu/drm/via/via_dma.c > > delete mode 100644 drivers/gpu/drm/via/via_dmablit.c > > delete mode 100644 drivers/gpu/drm/via/via_dmablit.h > > delete mode 100644 drivers/gpu/drm/via/via_drv.c > > delete mode 100644 drivers/gpu/drm/via/via_drv.h > > delete mode 100644 drivers/gpu/drm/via/via_irq.c > > delete mode 100644 drivers/gpu/drm/via/via_map.c > > delete mode 100644 drivers/gpu/drm/via/via_mm.c > > delete mode 100644 drivers/gpu/drm/via/via_verifier.c > > delete mode 100644 drivers/gpu/drm/via/via_verifier.h > > delete mode 100644 drivers/gpu/drm/via/via_video.c > > > > diff --git a/drivers/gpu/drm/Makefile b/drivers/gpu/drm/Makefile > > index 15fe3163f822..e6d0daca9bc2 100644 > > --- a/drivers/gpu/drm/Makefile > > +++ b/drivers/gpu/drm/Makefile > > @@ -97,7 +97,6 @@ obj-$(CONFIG_DRM_VC4) += vc4/ > > obj-$(CONFIG_DRM_SIS) += sis/ > > obj-$(CONFIG_DRM_SAVAGE)+= savage/ > > obj-$(CONFIG_DRM_VMWGFX)+= vmwgfx/ > > -obj-$(CONFIG_DRM_VIA) +=via/ > > obj-$(CONFIG_DRM_VGEM) += vgem/ > > obj-$(CONFIG_DRM_VKMS) += vkms/ > > obj-$(CONFIG_DRM_NOUVEAU) +=nouveau/ > > diff --git a/drivers/gpu/drm/via/Makefile b/drivers/gpu/drm/via/Makefile > > deleted file mode 100644 > > index 84db4eee7828..000000000000 > > --- a/drivers/gpu/drm/via/Makefile > > +++ /dev/null > > @@ -1,8 +0,0 @@ > > -# SPDX-License-Identifier: GPL-2.0-only > > -# > > -# Makefile for the drm device driver. This driver provides support for the > > -# Direct Rendering Infrastructure (DRI) in XFree86 4.1.0 and higher. > > - > > -via-y := via_irq.o via_drv.o via_map.o via_mm.o via_dma.o via_verifier.o via_video.o via_dmablit.o > > - > > -obj-$(CONFIG_DRM_VIA) +=via.o > > diff --git a/drivers/gpu/drm/via/via_3d_reg.h b/drivers/gpu/drm/via/via_3d_reg.h > > deleted file mode 100644 > > index 462375d543b9..000000000000 > > --- a/drivers/gpu/drm/via/via_3d_reg.h > > +++ /dev/null > > @@ -1,1650 +0,0 @@ > > -/* > > - * Copyright 1998-2003 VIA Technologies, Inc. All Rights Reserved. > > - * Copyright 2001-2003 S3 Graphics, Inc. All Rights Reserved. > > - * > > - * Permission is hereby granted, free of charge, to any person obtaining a > > - * copy of this software and associated documentation files (the "Software"), > > - * to deal in the Software without restriction, including without limitation > > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > > - * and/or sell copies of the Software, and to permit persons to whom the > > - * Software is furnished to do so, subject to the following conditions: > > - * > > - * The above copyright notice and this permission notice (including the > > - * next paragraph) shall be included in all copies or substantial portions > > - * of the Software. > > - * > > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > > - * VIA, S3 GRAPHICS, AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR > > - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, > > - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER > > - * DEALINGS IN THE SOFTWARE. > > - */ > > - > > -#ifndef VIA_3D_REG_H > > -#define VIA_3D_REG_H > > -#define HC_REG_BASE 0x0400 > > - > > -#define HC_REG_TRANS_SPACE 0x0040 > > - > > -#define HC_ParaN_MASK 0xffffffff > > -#define HC_Para_MASK 0x00ffffff > > -#define HC_SubA_MASK 0xff000000 > > -#define HC_SubA_SHIFT 24 > > -/* Transmission Setting > > - */ > > -#define HC_REG_TRANS_SET 0x003c > > -#define HC_ParaSubType_MASK 0xff000000 > > -#define HC_ParaType_MASK 0x00ff0000 > > -#define HC_ParaOS_MASK 0x0000ff00 > > -#define HC_ParaAdr_MASK 0x000000ff > > -#define HC_ParaSubType_SHIFT 24 > > -#define HC_ParaType_SHIFT 16 > > -#define HC_ParaOS_SHIFT 8 > > -#define HC_ParaAdr_SHIFT 0 > > - > > -#define HC_ParaType_CmdVdata 0x0000 > > -#define HC_ParaType_NotTex 0x0001 > > -#define HC_ParaType_Tex 0x0002 > > -#define HC_ParaType_Palette 0x0003 > > -#define HC_ParaType_PreCR 0x0010 > > -#define HC_ParaType_Auto 0x00fe > > - > > -/* Transmission Space > > - */ > > -#define HC_REG_Hpara0 0x0040 > > -#define HC_REG_HpataAF 0x02fc > > - > > -/* Read > > - */ > > -#define HC_REG_HREngSt 0x0000 > > -#define HC_REG_HRFIFOempty 0x0004 > > -#define HC_REG_HRFIFOfull 0x0008 > > -#define HC_REG_HRErr 0x000c > > -#define HC_REG_FIFOstatus 0x0010 > > -/* HC_REG_HREngSt 0x0000 > > - */ > > -#define HC_HDASZC_MASK 0x00010000 > > -#define HC_HSGEMI_MASK 0x0000f000 > > -#define HC_HLGEMISt_MASK 0x00000f00 > > -#define HC_HCRSt_MASK 0x00000080 > > -#define HC_HSE0St_MASK 0x00000040 > > -#define HC_HSE1St_MASK 0x00000020 > > -#define HC_HPESt_MASK 0x00000010 > > -#define HC_HXESt_MASK 0x00000008 > > -#define HC_HBESt_MASK 0x00000004 > > -#define HC_HE2St_MASK 0x00000002 > > -#define HC_HE3St_MASK 0x00000001 > > -/* HC_REG_HRFIFOempty 0x0004 > > - */ > > -#define HC_HRZDempty_MASK 0x00000010 > > -#define HC_HRTXAempty_MASK 0x00000008 > > -#define HC_HRTXDempty_MASK 0x00000004 > > -#define HC_HWZDempty_MASK 0x00000002 > > -#define HC_HWCDempty_MASK 0x00000001 > > -/* HC_REG_HRFIFOfull 0x0008 > > - */ > > -#define HC_HRZDfull_MASK 0x00000010 > > -#define HC_HRTXAfull_MASK 0x00000008 > > -#define HC_HRTXDfull_MASK 0x00000004 > > -#define HC_HWZDfull_MASK 0x00000002 > > -#define HC_HWCDfull_MASK 0x00000001 > > -/* HC_REG_HRErr 0x000c > > - */ > > -#define HC_HAGPCMErr_MASK 0x80000000 > > -#define HC_HAGPCMErrC_MASK 0x70000000 > > -/* HC_REG_FIFOstatus 0x0010 > > - */ > > -#define HC_HRFIFOATall_MASK 0x80000000 > > -#define HC_HRFIFOATbusy_MASK 0x40000000 > > -#define HC_HRATFGMDo_MASK 0x00000100 > > -#define HC_HRATFGMDi_MASK 0x00000080 > > -#define HC_HRATFRZD_MASK 0x00000040 > > -#define HC_HRATFRTXA_MASK 0x00000020 > > -#define HC_HRATFRTXD_MASK 0x00000010 > > -#define HC_HRATFWZD_MASK 0x00000008 > > -#define HC_HRATFWCD_MASK 0x00000004 > > -#define HC_HRATTXTAG_MASK 0x00000002 > > -#define HC_HRATTXCH_MASK 0x00000001 > > - > > -/* AGP Command Setting > > - */ > > -#define HC_SubA_HAGPBstL 0x0060 > > -#define HC_SubA_HAGPBendL 0x0061 > > -#define HC_SubA_HAGPCMNT 0x0062 > > -#define HC_SubA_HAGPBpL 0x0063 > > -#define HC_SubA_HAGPBpH 0x0064 > > -/* HC_SubA_HAGPCMNT 0x0062 > > - */ > > -#define HC_HAGPCMNT_MASK 0x00800000 > > -#define HC_HCmdErrClr_MASK 0x00400000 > > -#define HC_HAGPBendH_MASK 0x0000ff00 > > -#define HC_HAGPBstH_MASK 0x000000ff > > -#define HC_HAGPBendH_SHIFT 8 > > -#define HC_HAGPBstH_SHIFT 0 > > -/* HC_SubA_HAGPBpL 0x0063 > > - */ > > -#define HC_HAGPBpL_MASK 0x00fffffc > > -#define HC_HAGPBpID_MASK 0x00000003 > > -#define HC_HAGPBpID_PAUSE 0x00000000 > > -#define HC_HAGPBpID_JUMP 0x00000001 > > -#define HC_HAGPBpID_STOP 0x00000002 > > -/* HC_SubA_HAGPBpH 0x0064 > > - */ > > -#define HC_HAGPBpH_MASK 0x00ffffff > > - > > -/* Miscellaneous Settings > > - */ > > -#define HC_SubA_HClipTB 0x0070 > > -#define HC_SubA_HClipLR 0x0071 > > -#define HC_SubA_HFPClipTL 0x0072 > > -#define HC_SubA_HFPClipBL 0x0073 > > -#define HC_SubA_HFPClipLL 0x0074 > > -#define HC_SubA_HFPClipRL 0x0075 > > -#define HC_SubA_HFPClipTBH 0x0076 > > -#define HC_SubA_HFPClipLRH 0x0077 > > -#define HC_SubA_HLP 0x0078 > > -#define HC_SubA_HLPRF 0x0079 > > -#define HC_SubA_HSolidCL 0x007a > > -#define HC_SubA_HPixGC 0x007b > > -#define HC_SubA_HSPXYOS 0x007c > > -#define HC_SubA_HVertexCNT 0x007d > > - > > -#define HC_HClipT_MASK 0x00fff000 > > -#define HC_HClipT_SHIFT 12 > > -#define HC_HClipB_MASK 0x00000fff > > -#define HC_HClipB_SHIFT 0 > > -#define HC_HClipL_MASK 0x00fff000 > > -#define HC_HClipL_SHIFT 12 > > -#define HC_HClipR_MASK 0x00000fff > > -#define HC_HClipR_SHIFT 0 > > -#define HC_HFPClipBH_MASK 0x0000ff00 > > -#define HC_HFPClipBH_SHIFT 8 > > -#define HC_HFPClipTH_MASK 0x000000ff > > -#define HC_HFPClipTH_SHIFT 0 > > -#define HC_HFPClipRH_MASK 0x0000ff00 > > -#define HC_HFPClipRH_SHIFT 8 > > -#define HC_HFPClipLH_MASK 0x000000ff > > -#define HC_HFPClipLH_SHIFT 0 > > -#define HC_HSolidCH_MASK 0x000000ff > > -#define HC_HPixGC_MASK 0x00800000 > > -#define HC_HSPXOS_MASK 0x00fff000 > > -#define HC_HSPXOS_SHIFT 12 > > -#define HC_HSPYOS_MASK 0x00000fff > > - > > -/* Command > > - * Command A > > - */ > > -#define HC_HCmdHeader_MASK 0xfe000000 /*0xffe00000 */ > > -#define HC_HE3Fire_MASK 0x00100000 > > -#define HC_HPMType_MASK 0x000f0000 > > -#define HC_HEFlag_MASK 0x0000e000 > > -#define HC_HShading_MASK 0x00001c00 > > -#define HC_HPMValidN_MASK 0x00000200 > > -#define HC_HPLEND_MASK 0x00000100 > > -#define HC_HVCycle_MASK 0x000000ff > > -#define HC_HVCycle_Style_MASK 0x000000c0 > > -#define HC_HVCycle_ChgA_MASK 0x00000030 > > -#define HC_HVCycle_ChgB_MASK 0x0000000c > > -#define HC_HVCycle_ChgC_MASK 0x00000003 > > -#define HC_HPMType_Point 0x00000000 > > -#define HC_HPMType_Line 0x00010000 > > -#define HC_HPMType_Tri 0x00020000 > > -#define HC_HPMType_TriWF 0x00040000 > > -#define HC_HEFlag_NoAA 0x00000000 > > -#define HC_HEFlag_ab 0x00008000 > > -#define HC_HEFlag_bc 0x00004000 > > -#define HC_HEFlag_ca 0x00002000 > > -#define HC_HShading_Solid 0x00000000 > > -#define HC_HShading_FlatA 0x00000400 > > -#define HC_HShading_FlatB 0x00000800 > > -#define HC_HShading_FlatC 0x00000c00 > > -#define HC_HShading_Gouraud 0x00001000 > > -#define HC_HVCycle_Full 0x00000000 > > -#define HC_HVCycle_AFP 0x00000040 > > -#define HC_HVCycle_One 0x000000c0 > > -#define HC_HVCycle_NewA 0x00000000 > > -#define HC_HVCycle_AA 0x00000010 > > -#define HC_HVCycle_AB 0x00000020 > > -#define HC_HVCycle_AC 0x00000030 > > -#define HC_HVCycle_NewB 0x00000000 > > -#define HC_HVCycle_BA 0x00000004 > > -#define HC_HVCycle_BB 0x00000008 > > -#define HC_HVCycle_BC 0x0000000c > > -#define HC_HVCycle_NewC 0x00000000 > > -#define HC_HVCycle_CA 0x00000001 > > -#define HC_HVCycle_CB 0x00000002 > > -#define HC_HVCycle_CC 0x00000003 > > - > > -/* Command B > > - */ > > -#define HC_HLPrst_MASK 0x00010000 > > -#define HC_HLLastP_MASK 0x00008000 > > -#define HC_HVPMSK_MASK 0x00007f80 > > -#define HC_HBFace_MASK 0x00000040 > > -#define HC_H2nd1VT_MASK 0x0000003f > > -#define HC_HVPMSK_X 0x00004000 > > -#define HC_HVPMSK_Y 0x00002000 > > -#define HC_HVPMSK_Z 0x00001000 > > -#define HC_HVPMSK_W 0x00000800 > > -#define HC_HVPMSK_Cd 0x00000400 > > -#define HC_HVPMSK_Cs 0x00000200 > > -#define HC_HVPMSK_S 0x00000100 > > -#define HC_HVPMSK_T 0x00000080 > > - > > -/* Enable Setting > > - */ > > -#define HC_SubA_HEnable 0x0000 > > -#define HC_HenTXEnvMap_MASK 0x00200000 > > -#define HC_HenVertexCNT_MASK 0x00100000 > > -#define HC_HenCPUDAZ_MASK 0x00080000 > > -#define HC_HenDASZWC_MASK 0x00040000 > > -#define HC_HenFBCull_MASK 0x00020000 > > -#define HC_HenCW_MASK 0x00010000 > > -#define HC_HenAA_MASK 0x00008000 > > -#define HC_HenST_MASK 0x00004000 > > -#define HC_HenZT_MASK 0x00002000 > > -#define HC_HenZW_MASK 0x00001000 > > -#define HC_HenAT_MASK 0x00000800 > > -#define HC_HenAW_MASK 0x00000400 > > -#define HC_HenSP_MASK 0x00000200 > > -#define HC_HenLP_MASK 0x00000100 > > -#define HC_HenTXCH_MASK 0x00000080 > > -#define HC_HenTXMP_MASK 0x00000040 > > -#define HC_HenTXPP_MASK 0x00000020 > > -#define HC_HenTXTR_MASK 0x00000010 > > -#define HC_HenCS_MASK 0x00000008 > > -#define HC_HenFOG_MASK 0x00000004 > > -#define HC_HenABL_MASK 0x00000002 > > -#define HC_HenDT_MASK 0x00000001 > > - > > -/* Z Setting > > - */ > > -#define HC_SubA_HZWBBasL 0x0010 > > -#define HC_SubA_HZWBBasH 0x0011 > > -#define HC_SubA_HZWBType 0x0012 > > -#define HC_SubA_HZBiasL 0x0013 > > -#define HC_SubA_HZWBend 0x0014 > > -#define HC_SubA_HZWTMD 0x0015 > > -#define HC_SubA_HZWCDL 0x0016 > > -#define HC_SubA_HZWCTAGnum 0x0017 > > -#define HC_SubA_HZCYNum 0x0018 > > -#define HC_SubA_HZWCFire 0x0019 > > -/* HC_SubA_HZWBType > > - */ > > -#define HC_HZWBType_MASK 0x00800000 > > -#define HC_HZBiasedWB_MASK 0x00400000 > > -#define HC_HZONEasFF_MASK 0x00200000 > > -#define HC_HZOONEasFF_MASK 0x00100000 > > -#define HC_HZWBFM_MASK 0x00030000 > > -#define HC_HZWBLoc_MASK 0x0000c000 > > -#define HC_HZWBPit_MASK 0x00003fff > > -#define HC_HZWBFM_16 0x00000000 > > -#define HC_HZWBFM_32 0x00020000 > > -#define HC_HZWBFM_24 0x00030000 > > -#define HC_HZWBLoc_Local 0x00000000 > > -#define HC_HZWBLoc_SyS 0x00004000 > > -/* HC_SubA_HZWBend > > - */ > > -#define HC_HZWBend_MASK 0x00ffe000 > > -#define HC_HZBiasH_MASK 0x000000ff > > -#define HC_HZWBend_SHIFT 10 > > -/* HC_SubA_HZWTMD > > - */ > > -#define HC_HZWTMD_MASK 0x00070000 > > -#define HC_HEBEBias_MASK 0x00007f00 > > -#define HC_HZNF_MASK 0x000000ff > > -#define HC_HZWTMD_NeverPass 0x00000000 > > -#define HC_HZWTMD_LT 0x00010000 > > -#define HC_HZWTMD_EQ 0x00020000 > > -#define HC_HZWTMD_LE 0x00030000 > > -#define HC_HZWTMD_GT 0x00040000 > > -#define HC_HZWTMD_NE 0x00050000 > > -#define HC_HZWTMD_GE 0x00060000 > > -#define HC_HZWTMD_AllPass 0x00070000 > > -#define HC_HEBEBias_SHIFT 8 > > -/* HC_SubA_HZWCDL 0x0016 > > - */ > > -#define HC_HZWCDL_MASK 0x00ffffff > > -/* HC_SubA_HZWCTAGnum 0x0017 > > - */ > > -#define HC_HZWCTAGnum_MASK 0x00ff0000 > > -#define HC_HZWCTAGnum_SHIFT 16 > > -#define HC_HZWCDH_MASK 0x000000ff > > -#define HC_HZWCDH_SHIFT 0 > > -/* HC_SubA_HZCYNum 0x0018 > > - */ > > -#define HC_HZCYNum_MASK 0x00030000 > > -#define HC_HZCYNum_SHIFT 16 > > -#define HC_HZWCQWnum_MASK 0x00003fff > > -#define HC_HZWCQWnum_SHIFT 0 > > -/* HC_SubA_HZWCFire 0x0019 > > - */ > > -#define HC_ZWCFire_MASK 0x00010000 > > -#define HC_HZWCQWnumLast_MASK 0x00003fff > > -#define HC_HZWCQWnumLast_SHIFT 0 > > - > > -/* Stencil Setting > > - */ > > -#define HC_SubA_HSTREF 0x0023 > > -#define HC_SubA_HSTMD 0x0024 > > -/* HC_SubA_HSBFM > > - */ > > -#define HC_HSBFM_MASK 0x00030000 > > -#define HC_HSBLoc_MASK 0x0000c000 > > -#define HC_HSBPit_MASK 0x00003fff > > -/* HC_SubA_HSTREF > > - */ > > -#define HC_HSTREF_MASK 0x00ff0000 > > -#define HC_HSTOPMSK_MASK 0x0000ff00 > > -#define HC_HSTBMSK_MASK 0x000000ff > > -#define HC_HSTREF_SHIFT 16 > > -#define HC_HSTOPMSK_SHIFT 8 > > -/* HC_SubA_HSTMD > > - */ > > -#define HC_HSTMD_MASK 0x00070000 > > -#define HC_HSTOPSF_MASK 0x000001c0 > > -#define HC_HSTOPSPZF_MASK 0x00000038 > > -#define HC_HSTOPSPZP_MASK 0x00000007 > > -#define HC_HSTMD_NeverPass 0x00000000 > > -#define HC_HSTMD_LT 0x00010000 > > -#define HC_HSTMD_EQ 0x00020000 > > -#define HC_HSTMD_LE 0x00030000 > > -#define HC_HSTMD_GT 0x00040000 > > -#define HC_HSTMD_NE 0x00050000 > > -#define HC_HSTMD_GE 0x00060000 > > -#define HC_HSTMD_AllPass 0x00070000 > > -#define HC_HSTOPSF_KEEP 0x00000000 > > -#define HC_HSTOPSF_ZERO 0x00000040 > > -#define HC_HSTOPSF_REPLACE 0x00000080 > > -#define HC_HSTOPSF_INCRSAT 0x000000c0 > > -#define HC_HSTOPSF_DECRSAT 0x00000100 > > -#define HC_HSTOPSF_INVERT 0x00000140 > > -#define HC_HSTOPSF_INCR 0x00000180 > > -#define HC_HSTOPSF_DECR 0x000001c0 > > -#define HC_HSTOPSPZF_KEEP 0x00000000 > > -#define HC_HSTOPSPZF_ZERO 0x00000008 > > -#define HC_HSTOPSPZF_REPLACE 0x00000010 > > -#define HC_HSTOPSPZF_INCRSAT 0x00000018 > > -#define HC_HSTOPSPZF_DECRSAT 0x00000020 > > -#define HC_HSTOPSPZF_INVERT 0x00000028 > > -#define HC_HSTOPSPZF_INCR 0x00000030 > > -#define HC_HSTOPSPZF_DECR 0x00000038 > > -#define HC_HSTOPSPZP_KEEP 0x00000000 > > -#define HC_HSTOPSPZP_ZERO 0x00000001 > > -#define HC_HSTOPSPZP_REPLACE 0x00000002 > > -#define HC_HSTOPSPZP_INCRSAT 0x00000003 > > -#define HC_HSTOPSPZP_DECRSAT 0x00000004 > > -#define HC_HSTOPSPZP_INVERT 0x00000005 > > -#define HC_HSTOPSPZP_INCR 0x00000006 > > -#define HC_HSTOPSPZP_DECR 0x00000007 > > - > > -/* Alpha Setting > > - */ > > -#define HC_SubA_HABBasL 0x0030 > > -#define HC_SubA_HABBasH 0x0031 > > -#define HC_SubA_HABFM 0x0032 > > -#define HC_SubA_HATMD 0x0033 > > -#define HC_SubA_HABLCsat 0x0034 > > -#define HC_SubA_HABLCop 0x0035 > > -#define HC_SubA_HABLAsat 0x0036 > > -#define HC_SubA_HABLAop 0x0037 > > -#define HC_SubA_HABLRCa 0x0038 > > -#define HC_SubA_HABLRFCa 0x0039 > > -#define HC_SubA_HABLRCbias 0x003a > > -#define HC_SubA_HABLRCb 0x003b > > -#define HC_SubA_HABLRFCb 0x003c > > -#define HC_SubA_HABLRAa 0x003d > > -#define HC_SubA_HABLRAb 0x003e > > -/* HC_SubA_HABFM > > - */ > > -#define HC_HABFM_MASK 0x00030000 > > -#define HC_HABLoc_MASK 0x0000c000 > > -#define HC_HABPit_MASK 0x000007ff > > -/* HC_SubA_HATMD > > - */ > > -#define HC_HATMD_MASK 0x00000700 > > -#define HC_HATREF_MASK 0x000000ff > > -#define HC_HATMD_NeverPass 0x00000000 > > -#define HC_HATMD_LT 0x00000100 > > -#define HC_HATMD_EQ 0x00000200 > > -#define HC_HATMD_LE 0x00000300 > > -#define HC_HATMD_GT 0x00000400 > > -#define HC_HATMD_NE 0x00000500 > > -#define HC_HATMD_GE 0x00000600 > > -#define HC_HATMD_AllPass 0x00000700 > > -/* HC_SubA_HABLCsat > > - */ > > -#define HC_HABLCsat_MASK 0x00010000 > > -#define HC_HABLCa_MASK 0x0000fc00 > > -#define HC_HABLCa_C_MASK 0x0000c000 > > -#define HC_HABLCa_OPC_MASK 0x00003c00 > > -#define HC_HABLFCa_MASK 0x000003f0 > > -#define HC_HABLFCa_C_MASK 0x00000300 > > -#define HC_HABLFCa_OPC_MASK 0x000000f0 > > -#define HC_HABLCbias_MASK 0x0000000f > > -#define HC_HABLCbias_C_MASK 0x00000008 > > -#define HC_HABLCbias_OPC_MASK 0x00000007 > > -/*-- Define the input color. > > - */ > > -#define HC_XC_Csrc 0x00000000 > > -#define HC_XC_Cdst 0x00000001 > > -#define HC_XC_Asrc 0x00000002 > > -#define HC_XC_Adst 0x00000003 > > -#define HC_XC_Fog 0x00000004 > > -#define HC_XC_HABLRC 0x00000005 > > -#define HC_XC_minSrcDst 0x00000006 > > -#define HC_XC_maxSrcDst 0x00000007 > > -#define HC_XC_mimAsrcInvAdst 0x00000008 > > -#define HC_XC_OPC 0x00000000 > > -#define HC_XC_InvOPC 0x00000010 > > -#define HC_XC_OPCp5 0x00000020 > > -/*-- Define the input Alpha > > - */ > > -#define HC_XA_OPA 0x00000000 > > -#define HC_XA_InvOPA 0x00000010 > > -#define HC_XA_OPAp5 0x00000020 > > -#define HC_XA_0 0x00000000 > > -#define HC_XA_Asrc 0x00000001 > > -#define HC_XA_Adst 0x00000002 > > -#define HC_XA_Fog 0x00000003 > > -#define HC_XA_minAsrcFog 0x00000004 > > -#define HC_XA_minAsrcAdst 0x00000005 > > -#define HC_XA_maxAsrcFog 0x00000006 > > -#define HC_XA_maxAsrcAdst 0x00000007 > > -#define HC_XA_HABLRA 0x00000008 > > -#define HC_XA_minAsrcInvAdst 0x00000008 > > -#define HC_XA_HABLFRA 0x00000009 > > -/*-- > > - */ > > -#define HC_HABLCa_OPC (HC_XC_OPC << 10) > > -#define HC_HABLCa_InvOPC (HC_XC_InvOPC << 10) > > -#define HC_HABLCa_OPCp5 (HC_XC_OPCp5 << 10) > > -#define HC_HABLCa_Csrc (HC_XC_Csrc << 10) > > -#define HC_HABLCa_Cdst (HC_XC_Cdst << 10) > > -#define HC_HABLCa_Asrc (HC_XC_Asrc << 10) > > -#define HC_HABLCa_Adst (HC_XC_Adst << 10) > > -#define HC_HABLCa_Fog (HC_XC_Fog << 10) > > -#define HC_HABLCa_HABLRCa (HC_XC_HABLRC << 10) > > -#define HC_HABLCa_minSrcDst (HC_XC_minSrcDst << 10) > > -#define HC_HABLCa_maxSrcDst (HC_XC_maxSrcDst << 10) > > -#define HC_HABLFCa_OPC (HC_XC_OPC << 4) > > -#define HC_HABLFCa_InvOPC (HC_XC_InvOPC << 4) > > -#define HC_HABLFCa_OPCp5 (HC_XC_OPCp5 << 4) > > -#define HC_HABLFCa_Csrc (HC_XC_Csrc << 4) > > -#define HC_HABLFCa_Cdst (HC_XC_Cdst << 4) > > -#define HC_HABLFCa_Asrc (HC_XC_Asrc << 4) > > -#define HC_HABLFCa_Adst (HC_XC_Adst << 4) > > -#define HC_HABLFCa_Fog (HC_XC_Fog << 4) > > -#define HC_HABLFCa_HABLRCa (HC_XC_HABLRC << 4) > > -#define HC_HABLFCa_minSrcDst (HC_XC_minSrcDst << 4) > > -#define HC_HABLFCa_maxSrcDst (HC_XC_maxSrcDst << 4) > > -#define HC_HABLFCa_mimAsrcInvAdst (HC_XC_mimAsrcInvAdst << 4) > > -#define HC_HABLCbias_HABLRCbias 0x00000000 > > -#define HC_HABLCbias_Asrc 0x00000001 > > -#define HC_HABLCbias_Adst 0x00000002 > > -#define HC_HABLCbias_Fog 0x00000003 > > -#define HC_HABLCbias_Cin 0x00000004 > > -/* HC_SubA_HABLCop 0x0035 > > - */ > > -#define HC_HABLdot_MASK 0x00010000 > > -#define HC_HABLCop_MASK 0x00004000 > > -#define HC_HABLCb_MASK 0x00003f00 > > -#define HC_HABLCb_C_MASK 0x00003000 > > -#define HC_HABLCb_OPC_MASK 0x00000f00 > > -#define HC_HABLFCb_MASK 0x000000fc > > -#define HC_HABLFCb_C_MASK 0x000000c0 > > -#define HC_HABLFCb_OPC_MASK 0x0000003c > > -#define HC_HABLCshift_MASK 0x00000003 > > -#define HC_HABLCb_OPC (HC_XC_OPC << 8) > > -#define HC_HABLCb_InvOPC (HC_XC_InvOPC << 8) > > -#define HC_HABLCb_OPCp5 (HC_XC_OPCp5 << 8) > > -#define HC_HABLCb_Csrc (HC_XC_Csrc << 8) > > -#define HC_HABLCb_Cdst (HC_XC_Cdst << 8) > > -#define HC_HABLCb_Asrc (HC_XC_Asrc << 8) > > -#define HC_HABLCb_Adst (HC_XC_Adst << 8) > > -#define HC_HABLCb_Fog (HC_XC_Fog << 8) > > -#define HC_HABLCb_HABLRCa (HC_XC_HABLRC << 8) > > -#define HC_HABLCb_minSrcDst (HC_XC_minSrcDst << 8) > > -#define HC_HABLCb_maxSrcDst (HC_XC_maxSrcDst << 8) > > -#define HC_HABLFCb_OPC (HC_XC_OPC << 2) > > -#define HC_HABLFCb_InvOPC (HC_XC_InvOPC << 2) > > -#define HC_HABLFCb_OPCp5 (HC_XC_OPCp5 << 2) > > -#define HC_HABLFCb_Csrc (HC_XC_Csrc << 2) > > -#define HC_HABLFCb_Cdst (HC_XC_Cdst << 2) > > -#define HC_HABLFCb_Asrc (HC_XC_Asrc << 2) > > -#define HC_HABLFCb_Adst (HC_XC_Adst << 2) > > -#define HC_HABLFCb_Fog (HC_XC_Fog << 2) > > -#define HC_HABLFCb_HABLRCb (HC_XC_HABLRC << 2) > > -#define HC_HABLFCb_minSrcDst (HC_XC_minSrcDst << 2) > > -#define HC_HABLFCb_maxSrcDst (HC_XC_maxSrcDst << 2) > > -#define HC_HABLFCb_mimAsrcInvAdst (HC_XC_mimAsrcInvAdst << 2) > > -/* HC_SubA_HABLAsat 0x0036 > > - */ > > -#define HC_HABLAsat_MASK 0x00010000 > > -#define HC_HABLAa_MASK 0x0000fc00 > > -#define HC_HABLAa_A_MASK 0x0000c000 > > -#define HC_HABLAa_OPA_MASK 0x00003c00 > > -#define HC_HABLFAa_MASK 0x000003f0 > > -#define HC_HABLFAa_A_MASK 0x00000300 > > -#define HC_HABLFAa_OPA_MASK 0x000000f0 > > -#define HC_HABLAbias_MASK 0x0000000f > > -#define HC_HABLAbias_A_MASK 0x00000008 > > -#define HC_HABLAbias_OPA_MASK 0x00000007 > > -#define HC_HABLAa_OPA (HC_XA_OPA << 10) > > -#define HC_HABLAa_InvOPA (HC_XA_InvOPA << 10) > > -#define HC_HABLAa_OPAp5 (HC_XA_OPAp5 << 10) > > -#define HC_HABLAa_0 (HC_XA_0 << 10) > > -#define HC_HABLAa_Asrc (HC_XA_Asrc << 10) > > -#define HC_HABLAa_Adst (HC_XA_Adst << 10) > > -#define HC_HABLAa_Fog (HC_XA_Fog << 10) > > -#define HC_HABLAa_minAsrcFog (HC_XA_minAsrcFog << 10) > > -#define HC_HABLAa_minAsrcAdst (HC_XA_minAsrcAdst << 10) > > -#define HC_HABLAa_maxAsrcFog (HC_XA_maxAsrcFog << 10) > > -#define HC_HABLAa_maxAsrcAdst (HC_XA_maxAsrcAdst << 10) > > -#define HC_HABLAa_HABLRA (HC_XA_HABLRA << 10) > > -#define HC_HABLFAa_OPA (HC_XA_OPA << 4) > > -#define HC_HABLFAa_InvOPA (HC_XA_InvOPA << 4) > > -#define HC_HABLFAa_OPAp5 (HC_XA_OPAp5 << 4) > > -#define HC_HABLFAa_0 (HC_XA_0 << 4) > > -#define HC_HABLFAa_Asrc (HC_XA_Asrc << 4) > > -#define HC_HABLFAa_Adst (HC_XA_Adst << 4) > > -#define HC_HABLFAa_Fog (HC_XA_Fog << 4) > > -#define HC_HABLFAa_minAsrcFog (HC_XA_minAsrcFog << 4) > > -#define HC_HABLFAa_minAsrcAdst (HC_XA_minAsrcAdst << 4) > > -#define HC_HABLFAa_maxAsrcFog (HC_XA_maxAsrcFog << 4) > > -#define HC_HABLFAa_maxAsrcAdst (HC_XA_maxAsrcAdst << 4) > > -#define HC_HABLFAa_minAsrcInvAdst (HC_XA_minAsrcInvAdst << 4) > > -#define HC_HABLFAa_HABLFRA (HC_XA_HABLFRA << 4) > > -#define HC_HABLAbias_HABLRAbias 0x00000000 > > -#define HC_HABLAbias_Asrc 0x00000001 > > -#define HC_HABLAbias_Adst 0x00000002 > > -#define HC_HABLAbias_Fog 0x00000003 > > -#define HC_HABLAbias_Aaa 0x00000004 > > -/* HC_SubA_HABLAop 0x0037 > > - */ > > -#define HC_HABLAop_MASK 0x00004000 > > -#define HC_HABLAb_MASK 0x00003f00 > > -#define HC_HABLAb_OPA_MASK 0x00000f00 > > -#define HC_HABLFAb_MASK 0x000000fc > > -#define HC_HABLFAb_OPA_MASK 0x0000003c > > -#define HC_HABLAshift_MASK 0x00000003 > > -#define HC_HABLAb_OPA (HC_XA_OPA << 8) > > -#define HC_HABLAb_InvOPA (HC_XA_InvOPA << 8) > > -#define HC_HABLAb_OPAp5 (HC_XA_OPAp5 << 8) > > -#define HC_HABLAb_0 (HC_XA_0 << 8) > > -#define HC_HABLAb_Asrc (HC_XA_Asrc << 8) > > -#define HC_HABLAb_Adst (HC_XA_Adst << 8) > > -#define HC_HABLAb_Fog (HC_XA_Fog << 8) > > -#define HC_HABLAb_minAsrcFog (HC_XA_minAsrcFog << 8) > > -#define HC_HABLAb_minAsrcAdst (HC_XA_minAsrcAdst << 8) > > -#define HC_HABLAb_maxAsrcFog (HC_XA_maxAsrcFog << 8) > > -#define HC_HABLAb_maxAsrcAdst (HC_XA_maxAsrcAdst << 8) > > -#define HC_HABLAb_HABLRA (HC_XA_HABLRA << 8) > > -#define HC_HABLFAb_OPA (HC_XA_OPA << 2) > > -#define HC_HABLFAb_InvOPA (HC_XA_InvOPA << 2) > > -#define HC_HABLFAb_OPAp5 (HC_XA_OPAp5 << 2) > > -#define HC_HABLFAb_0 (HC_XA_0 << 2) > > -#define HC_HABLFAb_Asrc (HC_XA_Asrc << 2) > > -#define HC_HABLFAb_Adst (HC_XA_Adst << 2) > > -#define HC_HABLFAb_Fog (HC_XA_Fog << 2) > > -#define HC_HABLFAb_minAsrcFog (HC_XA_minAsrcFog << 2) > > -#define HC_HABLFAb_minAsrcAdst (HC_XA_minAsrcAdst << 2) > > -#define HC_HABLFAb_maxAsrcFog (HC_XA_maxAsrcFog << 2) > > -#define HC_HABLFAb_maxAsrcAdst (HC_XA_maxAsrcAdst << 2) > > -#define HC_HABLFAb_minAsrcInvAdst (HC_XA_minAsrcInvAdst << 2) > > -#define HC_HABLFAb_HABLFRA (HC_XA_HABLFRA << 2) > > -/* HC_SubA_HABLRAa 0x003d > > - */ > > -#define HC_HABLRAa_MASK 0x00ff0000 > > -#define HC_HABLRFAa_MASK 0x0000ff00 > > -#define HC_HABLRAbias_MASK 0x000000ff > > -#define HC_HABLRAa_SHIFT 16 > > -#define HC_HABLRFAa_SHIFT 8 > > -/* HC_SubA_HABLRAb 0x003e > > - */ > > -#define HC_HABLRAb_MASK 0x0000ff00 > > -#define HC_HABLRFAb_MASK 0x000000ff > > -#define HC_HABLRAb_SHIFT 8 > > - > > -/* Destination Setting > > - */ > > -#define HC_SubA_HDBBasL 0x0040 > > -#define HC_SubA_HDBBasH 0x0041 > > -#define HC_SubA_HDBFM 0x0042 > > -#define HC_SubA_HFBBMSKL 0x0043 > > -#define HC_SubA_HROP 0x0044 > > -/* HC_SubA_HDBFM 0x0042 > > - */ > > -#define HC_HDBFM_MASK 0x001f0000 > > -#define HC_HDBLoc_MASK 0x0000c000 > > -#define HC_HDBPit_MASK 0x00003fff > > -#define HC_HDBFM_RGB555 0x00000000 > > -#define HC_HDBFM_RGB565 0x00010000 > > -#define HC_HDBFM_ARGB4444 0x00020000 > > -#define HC_HDBFM_ARGB1555 0x00030000 > > -#define HC_HDBFM_BGR555 0x00040000 > > -#define HC_HDBFM_BGR565 0x00050000 > > -#define HC_HDBFM_ABGR4444 0x00060000 > > -#define HC_HDBFM_ABGR1555 0x00070000 > > -#define HC_HDBFM_ARGB0888 0x00080000 > > -#define HC_HDBFM_ARGB8888 0x00090000 > > -#define HC_HDBFM_ABGR0888 0x000a0000 > > -#define HC_HDBFM_ABGR8888 0x000b0000 > > -#define HC_HDBLoc_Local 0x00000000 > > -#define HC_HDBLoc_Sys 0x00004000 > > -/* HC_SubA_HROP 0x0044 > > - */ > > -#define HC_HROP_MASK 0x00000f00 > > -#define HC_HFBBMSKH_MASK 0x000000ff > > -#define HC_HROP_BLACK 0x00000000 > > -#define HC_HROP_DPon 0x00000100 > > -#define HC_HROP_DPna 0x00000200 > > -#define HC_HROP_Pn 0x00000300 > > -#define HC_HROP_PDna 0x00000400 > > -#define HC_HROP_Dn 0x00000500 > > -#define HC_HROP_DPx 0x00000600 > > -#define HC_HROP_DPan 0x00000700 > > -#define HC_HROP_DPa 0x00000800 > > -#define HC_HROP_DPxn 0x00000900 > > -#define HC_HROP_D 0x00000a00 > > -#define HC_HROP_DPno 0x00000b00 > > -#define HC_HROP_P 0x00000c00 > > -#define HC_HROP_PDno 0x00000d00 > > -#define HC_HROP_DPo 0x00000e00 > > -#define HC_HROP_WHITE 0x00000f00 > > - > > -/* Fog Setting > > - */ > > -#define HC_SubA_HFogLF 0x0050 > > -#define HC_SubA_HFogCL 0x0051 > > -#define HC_SubA_HFogCH 0x0052 > > -#define HC_SubA_HFogStL 0x0053 > > -#define HC_SubA_HFogStH 0x0054 > > -#define HC_SubA_HFogOOdMF 0x0055 > > -#define HC_SubA_HFogOOdEF 0x0056 > > -#define HC_SubA_HFogEndL 0x0057 > > -#define HC_SubA_HFogDenst 0x0058 > > -/* HC_SubA_FogLF 0x0050 > > - */ > > -#define HC_FogLF_MASK 0x00000010 > > -#define HC_FogEq_MASK 0x00000008 > > -#define HC_FogMD_MASK 0x00000007 > > -#define HC_FogMD_LocalFog 0x00000000 > > -#define HC_FogMD_LinearFog 0x00000002 > > -#define HC_FogMD_ExponentialFog 0x00000004 > > -#define HC_FogMD_Exponential2Fog 0x00000005 > > -/* #define HC_FogMD_FogTable 0x00000003 */ > > - > > -/* HC_SubA_HFogDenst 0x0058 > > - */ > > -#define HC_FogDenst_MASK 0x001fff00 > > -#define HC_FogEndL_MASK 0x000000ff > > - > > -/* Texture subtype definitions > > - */ > > -#define HC_SubType_Tex0 0x00000000 > > -#define HC_SubType_Tex1 0x00000001 > > -#define HC_SubType_TexGeneral 0x000000fe > > - > > -/* Attribute of texture n > > - */ > > -#define HC_SubA_HTXnL0BasL 0x0000 > > -#define HC_SubA_HTXnL1BasL 0x0001 > > -#define HC_SubA_HTXnL2BasL 0x0002 > > -#define HC_SubA_HTXnL3BasL 0x0003 > > -#define HC_SubA_HTXnL4BasL 0x0004 > > -#define HC_SubA_HTXnL5BasL 0x0005 > > -#define HC_SubA_HTXnL6BasL 0x0006 > > -#define HC_SubA_HTXnL7BasL 0x0007 > > -#define HC_SubA_HTXnL8BasL 0x0008 > > -#define HC_SubA_HTXnL9BasL 0x0009 > > -#define HC_SubA_HTXnLaBasL 0x000a > > -#define HC_SubA_HTXnLbBasL 0x000b > > -#define HC_SubA_HTXnLcBasL 0x000c > > -#define HC_SubA_HTXnLdBasL 0x000d > > -#define HC_SubA_HTXnLeBasL 0x000e > > -#define HC_SubA_HTXnLfBasL 0x000f > > -#define HC_SubA_HTXnL10BasL 0x0010 > > -#define HC_SubA_HTXnL11BasL 0x0011 > > -#define HC_SubA_HTXnL012BasH 0x0020 > > -#define HC_SubA_HTXnL345BasH 0x0021 > > -#define HC_SubA_HTXnL678BasH 0x0022 > > -#define HC_SubA_HTXnL9abBasH 0x0023 > > -#define HC_SubA_HTXnLcdeBasH 0x0024 > > -#define HC_SubA_HTXnLf1011BasH 0x0025 > > -#define HC_SubA_HTXnL0Pit 0x002b > > -#define HC_SubA_HTXnL1Pit 0x002c > > -#define HC_SubA_HTXnL2Pit 0x002d > > -#define HC_SubA_HTXnL3Pit 0x002e > > -#define HC_SubA_HTXnL4Pit 0x002f > > -#define HC_SubA_HTXnL5Pit 0x0030 > > -#define HC_SubA_HTXnL6Pit 0x0031 > > -#define HC_SubA_HTXnL7Pit 0x0032 > > -#define HC_SubA_HTXnL8Pit 0x0033 > > -#define HC_SubA_HTXnL9Pit 0x0034 > > -#define HC_SubA_HTXnLaPit 0x0035 > > -#define HC_SubA_HTXnLbPit 0x0036 > > -#define HC_SubA_HTXnLcPit 0x0037 > > -#define HC_SubA_HTXnLdPit 0x0038 > > -#define HC_SubA_HTXnLePit 0x0039 > > -#define HC_SubA_HTXnLfPit 0x003a > > -#define HC_SubA_HTXnL10Pit 0x003b > > -#define HC_SubA_HTXnL11Pit 0x003c > > -#define HC_SubA_HTXnL0_5WE 0x004b > > -#define HC_SubA_HTXnL6_bWE 0x004c > > -#define HC_SubA_HTXnLc_11WE 0x004d > > -#define HC_SubA_HTXnL0_5HE 0x0051 > > -#define HC_SubA_HTXnL6_bHE 0x0052 > > -#define HC_SubA_HTXnLc_11HE 0x0053 > > -#define HC_SubA_HTXnL0OS 0x0077 > > -#define HC_SubA_HTXnTB 0x0078 > > -#define HC_SubA_HTXnMPMD 0x0079 > > -#define HC_SubA_HTXnCLODu 0x007a > > -#define HC_SubA_HTXnFM 0x007b > > -#define HC_SubA_HTXnTRCH 0x007c > > -#define HC_SubA_HTXnTRCL 0x007d > > -#define HC_SubA_HTXnTBC 0x007e > > -#define HC_SubA_HTXnTRAH 0x007f > > -#define HC_SubA_HTXnTBLCsat 0x0080 > > -#define HC_SubA_HTXnTBLCop 0x0081 > > -#define HC_SubA_HTXnTBLMPfog 0x0082 > > -#define HC_SubA_HTXnTBLAsat 0x0083 > > -#define HC_SubA_HTXnTBLRCa 0x0085 > > -#define HC_SubA_HTXnTBLRCb 0x0086 > > -#define HC_SubA_HTXnTBLRCc 0x0087 > > -#define HC_SubA_HTXnTBLRCbias 0x0088 > > -#define HC_SubA_HTXnTBLRAa 0x0089 > > -#define HC_SubA_HTXnTBLRFog 0x008a > > -#define HC_SubA_HTXnBumpM00 0x0090 > > -#define HC_SubA_HTXnBumpM01 0x0091 > > -#define HC_SubA_HTXnBumpM10 0x0092 > > -#define HC_SubA_HTXnBumpM11 0x0093 > > -#define HC_SubA_HTXnLScale 0x0094 > > -#define HC_SubA_HTXSMD 0x0000 > > -/* HC_SubA_HTXnL012BasH 0x0020 > > - */ > > -#define HC_HTXnL0BasH_MASK 0x000000ff > > -#define HC_HTXnL1BasH_MASK 0x0000ff00 > > -#define HC_HTXnL2BasH_MASK 0x00ff0000 > > -#define HC_HTXnL1BasH_SHIFT 8 > > -#define HC_HTXnL2BasH_SHIFT 16 > > -/* HC_SubA_HTXnL345BasH 0x0021 > > - */ > > -#define HC_HTXnL3BasH_MASK 0x000000ff > > -#define HC_HTXnL4BasH_MASK 0x0000ff00 > > -#define HC_HTXnL5BasH_MASK 0x00ff0000 > > -#define HC_HTXnL4BasH_SHIFT 8 > > -#define HC_HTXnL5BasH_SHIFT 16 > > -/* HC_SubA_HTXnL678BasH 0x0022 > > - */ > > -#define HC_HTXnL6BasH_MASK 0x000000ff > > -#define HC_HTXnL7BasH_MASK 0x0000ff00 > > -#define HC_HTXnL8BasH_MASK 0x00ff0000 > > -#define HC_HTXnL7BasH_SHIFT 8 > > -#define HC_HTXnL8BasH_SHIFT 16 > > -/* HC_SubA_HTXnL9abBasH 0x0023 > > - */ > > -#define HC_HTXnL9BasH_MASK 0x000000ff > > -#define HC_HTXnLaBasH_MASK 0x0000ff00 > > -#define HC_HTXnLbBasH_MASK 0x00ff0000 > > -#define HC_HTXnLaBasH_SHIFT 8 > > -#define HC_HTXnLbBasH_SHIFT 16 > > -/* HC_SubA_HTXnLcdeBasH 0x0024 > > - */ > > -#define HC_HTXnLcBasH_MASK 0x000000ff > > -#define HC_HTXnLdBasH_MASK 0x0000ff00 > > -#define HC_HTXnLeBasH_MASK 0x00ff0000 > > -#define HC_HTXnLdBasH_SHIFT 8 > > -#define HC_HTXnLeBasH_SHIFT 16 > > -/* HC_SubA_HTXnLcdeBasH 0x0025 > > - */ > > -#define HC_HTXnLfBasH_MASK 0x000000ff > > -#define HC_HTXnL10BasH_MASK 0x0000ff00 > > -#define HC_HTXnL11BasH_MASK 0x00ff0000 > > -#define HC_HTXnL10BasH_SHIFT 8 > > -#define HC_HTXnL11BasH_SHIFT 16 > > -/* HC_SubA_HTXnL0Pit 0x002b > > - */ > > -#define HC_HTXnLnPit_MASK 0x00003fff > > -#define HC_HTXnEnPit_MASK 0x00080000 > > -#define HC_HTXnLnPitE_MASK 0x00f00000 > > -#define HC_HTXnLnPitE_SHIFT 20 > > -/* HC_SubA_HTXnL0_5WE 0x004b > > - */ > > -#define HC_HTXnL0WE_MASK 0x0000000f > > -#define HC_HTXnL1WE_MASK 0x000000f0 > > -#define HC_HTXnL2WE_MASK 0x00000f00 > > -#define HC_HTXnL3WE_MASK 0x0000f000 > > -#define HC_HTXnL4WE_MASK 0x000f0000 > > -#define HC_HTXnL5WE_MASK 0x00f00000 > > -#define HC_HTXnL1WE_SHIFT 4 > > -#define HC_HTXnL2WE_SHIFT 8 > > -#define HC_HTXnL3WE_SHIFT 12 > > -#define HC_HTXnL4WE_SHIFT 16 > > -#define HC_HTXnL5WE_SHIFT 20 > > -/* HC_SubA_HTXnL6_bWE 0x004c > > - */ > > -#define HC_HTXnL6WE_MASK 0x0000000f > > -#define HC_HTXnL7WE_MASK 0x000000f0 > > -#define HC_HTXnL8WE_MASK 0x00000f00 > > -#define HC_HTXnL9WE_MASK 0x0000f000 > > -#define HC_HTXnLaWE_MASK 0x000f0000 > > -#define HC_HTXnLbWE_MASK 0x00f00000 > > -#define HC_HTXnL7WE_SHIFT 4 > > -#define HC_HTXnL8WE_SHIFT 8 > > -#define HC_HTXnL9WE_SHIFT 12 > > -#define HC_HTXnLaWE_SHIFT 16 > > -#define HC_HTXnLbWE_SHIFT 20 > > -/* HC_SubA_HTXnLc_11WE 0x004d > > - */ > > -#define HC_HTXnLcWE_MASK 0x0000000f > > -#define HC_HTXnLdWE_MASK 0x000000f0 > > -#define HC_HTXnLeWE_MASK 0x00000f00 > > -#define HC_HTXnLfWE_MASK 0x0000f000 > > -#define HC_HTXnL10WE_MASK 0x000f0000 > > -#define HC_HTXnL11WE_MASK 0x00f00000 > > -#define HC_HTXnLdWE_SHIFT 4 > > -#define HC_HTXnLeWE_SHIFT 8 > > -#define HC_HTXnLfWE_SHIFT 12 > > -#define HC_HTXnL10WE_SHIFT 16 > > -#define HC_HTXnL11WE_SHIFT 20 > > -/* HC_SubA_HTXnL0_5HE 0x0051 > > - */ > > -#define HC_HTXnL0HE_MASK 0x0000000f > > -#define HC_HTXnL1HE_MASK 0x000000f0 > > -#define HC_HTXnL2HE_MASK 0x00000f00 > > -#define HC_HTXnL3HE_MASK 0x0000f000 > > -#define HC_HTXnL4HE_MASK 0x000f0000 > > -#define HC_HTXnL5HE_MASK 0x00f00000 > > -#define HC_HTXnL1HE_SHIFT 4 > > -#define HC_HTXnL2HE_SHIFT 8 > > -#define HC_HTXnL3HE_SHIFT 12 > > -#define HC_HTXnL4HE_SHIFT 16 > > -#define HC_HTXnL5HE_SHIFT 20 > > -/* HC_SubA_HTXnL6_bHE 0x0052 > > - */ > > -#define HC_HTXnL6HE_MASK 0x0000000f > > -#define HC_HTXnL7HE_MASK 0x000000f0 > > -#define HC_HTXnL8HE_MASK 0x00000f00 > > -#define HC_HTXnL9HE_MASK 0x0000f000 > > -#define HC_HTXnLaHE_MASK 0x000f0000 > > -#define HC_HTXnLbHE_MASK 0x00f00000 > > -#define HC_HTXnL7HE_SHIFT 4 > > -#define HC_HTXnL8HE_SHIFT 8 > > -#define HC_HTXnL9HE_SHIFT 12 > > -#define HC_HTXnLaHE_SHIFT 16 > > -#define HC_HTXnLbHE_SHIFT 20 > > -/* HC_SubA_HTXnLc_11HE 0x0053 > > - */ > > -#define HC_HTXnLcHE_MASK 0x0000000f > > -#define HC_HTXnLdHE_MASK 0x000000f0 > > -#define HC_HTXnLeHE_MASK 0x00000f00 > > -#define HC_HTXnLfHE_MASK 0x0000f000 > > -#define HC_HTXnL10HE_MASK 0x000f0000 > > -#define HC_HTXnL11HE_MASK 0x00f00000 > > -#define HC_HTXnLdHE_SHIFT 4 > > -#define HC_HTXnLeHE_SHIFT 8 > > -#define HC_HTXnLfHE_SHIFT 12 > > -#define HC_HTXnL10HE_SHIFT 16 > > -#define HC_HTXnL11HE_SHIFT 20 > > -/* HC_SubA_HTXnL0OS 0x0077 > > - */ > > -#define HC_HTXnL0OS_MASK 0x003ff000 > > -#define HC_HTXnLVmax_MASK 0x00000fc0 > > -#define HC_HTXnLVmin_MASK 0x0000003f > > -#define HC_HTXnL0OS_SHIFT 12 > > -#define HC_HTXnLVmax_SHIFT 6 > > -/* HC_SubA_HTXnTB 0x0078 > > - */ > > -#define HC_HTXnTB_MASK 0x00f00000 > > -#define HC_HTXnFLSe_MASK 0x0000e000 > > -#define HC_HTXnFLSs_MASK 0x00001c00 > > -#define HC_HTXnFLTe_MASK 0x00000380 > > -#define HC_HTXnFLTs_MASK 0x00000070 > > -#define HC_HTXnFLDs_MASK 0x0000000f > > -#define HC_HTXnTB_NoTB 0x00000000 > > -#define HC_HTXnTB_TBC_S 0x00100000 > > -#define HC_HTXnTB_TBC_T 0x00200000 > > -#define HC_HTXnTB_TB_S 0x00400000 > > -#define HC_HTXnTB_TB_T 0x00800000 > > -#define HC_HTXnFLSe_Nearest 0x00000000 > > -#define HC_HTXnFLSe_Linear 0x00002000 > > -#define HC_HTXnFLSe_NonLinear 0x00004000 > > -#define HC_HTXnFLSe_Sharp 0x00008000 > > -#define HC_HTXnFLSe_Flat_Gaussian_Cubic 0x0000c000 > > -#define HC_HTXnFLSs_Nearest 0x00000000 > > -#define HC_HTXnFLSs_Linear 0x00000400 > > -#define HC_HTXnFLSs_NonLinear 0x00000800 > > -#define HC_HTXnFLSs_Flat_Gaussian_Cubic 0x00001800 > > -#define HC_HTXnFLTe_Nearest 0x00000000 > > -#define HC_HTXnFLTe_Linear 0x00000080 > > -#define HC_HTXnFLTe_NonLinear 0x00000100 > > -#define HC_HTXnFLTe_Sharp 0x00000180 > > -#define HC_HTXnFLTe_Flat_Gaussian_Cubic 0x00000300 > > -#define HC_HTXnFLTs_Nearest 0x00000000 > > -#define HC_HTXnFLTs_Linear 0x00000010 > > -#define HC_HTXnFLTs_NonLinear 0x00000020 > > -#define HC_HTXnFLTs_Flat_Gaussian_Cubic 0x00000060 > > -#define HC_HTXnFLDs_Tex0 0x00000000 > > -#define HC_HTXnFLDs_Nearest 0x00000001 > > -#define HC_HTXnFLDs_Linear 0x00000002 > > -#define HC_HTXnFLDs_NonLinear 0x00000003 > > -#define HC_HTXnFLDs_Dither 0x00000004 > > -#define HC_HTXnFLDs_ConstLOD 0x00000005 > > -#define HC_HTXnFLDs_Ani 0x00000006 > > -#define HC_HTXnFLDs_AniDither 0x00000007 > > -/* HC_SubA_HTXnMPMD 0x0079 > > - */ > > -#define HC_HTXnMPMD_SMASK 0x00070000 > > -#define HC_HTXnMPMD_TMASK 0x00380000 > > -#define HC_HTXnLODDTf_MASK 0x00000007 > > -#define HC_HTXnXY2ST_MASK 0x00000008 > > -#define HC_HTXnMPMD_Tsingle 0x00000000 > > -#define HC_HTXnMPMD_Tclamp 0x00080000 > > -#define HC_HTXnMPMD_Trepeat 0x00100000 > > -#define HC_HTXnMPMD_Tmirror 0x00180000 > > -#define HC_HTXnMPMD_Twrap 0x00200000 > > -#define HC_HTXnMPMD_Ssingle 0x00000000 > > -#define HC_HTXnMPMD_Sclamp 0x00010000 > > -#define HC_HTXnMPMD_Srepeat 0x00020000 > > -#define HC_HTXnMPMD_Smirror 0x00030000 > > -#define HC_HTXnMPMD_Swrap 0x00040000 > > -/* HC_SubA_HTXnCLODu 0x007a > > - */ > > -#define HC_HTXnCLODu_MASK 0x000ffc00 > > -#define HC_HTXnCLODd_MASK 0x000003ff > > -#define HC_HTXnCLODu_SHIFT 10 > > -/* HC_SubA_HTXnFM 0x007b > > - */ > > -#define HC_HTXnFM_MASK 0x00ff0000 > > -#define HC_HTXnLoc_MASK 0x00000003 > > -#define HC_HTXnFM_INDEX 0x00000000 > > -#define HC_HTXnFM_Intensity 0x00080000 > > -#define HC_HTXnFM_Lum 0x00100000 > > -#define HC_HTXnFM_Alpha 0x00180000 > > -#define HC_HTXnFM_DX 0x00280000 > > -#define HC_HTXnFM_ARGB16 0x00880000 > > -#define HC_HTXnFM_ARGB32 0x00980000 > > -#define HC_HTXnFM_ABGR16 0x00a80000 > > -#define HC_HTXnFM_ABGR32 0x00b80000 > > -#define HC_HTXnFM_RGBA16 0x00c80000 > > -#define HC_HTXnFM_RGBA32 0x00d80000 > > -#define HC_HTXnFM_BGRA16 0x00e80000 > > -#define HC_HTXnFM_BGRA32 0x00f80000 > > -#define HC_HTXnFM_BUMPMAP 0x00380000 > > -#define HC_HTXnFM_Index1 (HC_HTXnFM_INDEX | 0x00000000) > > -#define HC_HTXnFM_Index2 (HC_HTXnFM_INDEX | 0x00010000) > > -#define HC_HTXnFM_Index4 (HC_HTXnFM_INDEX | 0x00020000) > > -#define HC_HTXnFM_Index8 (HC_HTXnFM_INDEX | 0x00030000) > > -#define HC_HTXnFM_T1 (HC_HTXnFM_Intensity | 0x00000000) > > -#define HC_HTXnFM_T2 (HC_HTXnFM_Intensity | 0x00010000) > > -#define HC_HTXnFM_T4 (HC_HTXnFM_Intensity | 0x00020000) > > -#define HC_HTXnFM_T8 (HC_HTXnFM_Intensity | 0x00030000) > > -#define HC_HTXnFM_L1 (HC_HTXnFM_Lum | 0x00000000) > > -#define HC_HTXnFM_L2 (HC_HTXnFM_Lum | 0x00010000) > > -#define HC_HTXnFM_L4 (HC_HTXnFM_Lum | 0x00020000) > > -#define HC_HTXnFM_L8 (HC_HTXnFM_Lum | 0x00030000) > > -#define HC_HTXnFM_AL44 (HC_HTXnFM_Lum | 0x00040000) > > -#define HC_HTXnFM_AL88 (HC_HTXnFM_Lum | 0x00050000) > > -#define HC_HTXnFM_A1 (HC_HTXnFM_Alpha | 0x00000000) > > -#define HC_HTXnFM_A2 (HC_HTXnFM_Alpha | 0x00010000) > > -#define HC_HTXnFM_A4 (HC_HTXnFM_Alpha | 0x00020000) > > -#define HC_HTXnFM_A8 (HC_HTXnFM_Alpha | 0x00030000) > > -#define HC_HTXnFM_DX1 (HC_HTXnFM_DX | 0x00010000) > > -#define HC_HTXnFM_DX23 (HC_HTXnFM_DX | 0x00020000) > > -#define HC_HTXnFM_DX45 (HC_HTXnFM_DX | 0x00030000) > > -#define HC_HTXnFM_RGB555 (HC_HTXnFM_ARGB16 | 0x00000000) > > -#define HC_HTXnFM_RGB565 (HC_HTXnFM_ARGB16 | 0x00010000) > > -#define HC_HTXnFM_ARGB1555 (HC_HTXnFM_ARGB16 | 0x00020000) > > -#define HC_HTXnFM_ARGB4444 (HC_HTXnFM_ARGB16 | 0x00030000) > > -#define HC_HTXnFM_ARGB0888 (HC_HTXnFM_ARGB32 | 0x00000000) > > -#define HC_HTXnFM_ARGB8888 (HC_HTXnFM_ARGB32 | 0x00010000) > > -#define HC_HTXnFM_BGR555 (HC_HTXnFM_ABGR16 | 0x00000000) > > -#define HC_HTXnFM_BGR565 (HC_HTXnFM_ABGR16 | 0x00010000) > > -#define HC_HTXnFM_ABGR1555 (HC_HTXnFM_ABGR16 | 0x00020000) > > -#define HC_HTXnFM_ABGR4444 (HC_HTXnFM_ABGR16 | 0x00030000) > > -#define HC_HTXnFM_ABGR0888 (HC_HTXnFM_ABGR32 | 0x00000000) > > -#define HC_HTXnFM_ABGR8888 (HC_HTXnFM_ABGR32 | 0x00010000) > > -#define HC_HTXnFM_RGBA5550 (HC_HTXnFM_RGBA16 | 0x00000000) > > -#define HC_HTXnFM_RGBA5551 (HC_HTXnFM_RGBA16 | 0x00020000) > > -#define HC_HTXnFM_RGBA4444 (HC_HTXnFM_RGBA16 | 0x00030000) > > -#define HC_HTXnFM_RGBA8880 (HC_HTXnFM_RGBA32 | 0x00000000) > > -#define HC_HTXnFM_RGBA8888 (HC_HTXnFM_RGBA32 | 0x00010000) > > -#define HC_HTXnFM_BGRA5550 (HC_HTXnFM_BGRA16 | 0x00000000) > > -#define HC_HTXnFM_BGRA5551 (HC_HTXnFM_BGRA16 | 0x00020000) > > -#define HC_HTXnFM_BGRA4444 (HC_HTXnFM_BGRA16 | 0x00030000) > > -#define HC_HTXnFM_BGRA8880 (HC_HTXnFM_BGRA32 | 0x00000000) > > -#define HC_HTXnFM_BGRA8888 (HC_HTXnFM_BGRA32 | 0x00010000) > > -#define HC_HTXnFM_VU88 (HC_HTXnFM_BUMPMAP | 0x00000000) > > -#define HC_HTXnFM_LVU655 (HC_HTXnFM_BUMPMAP | 0x00010000) > > -#define HC_HTXnFM_LVU888 (HC_HTXnFM_BUMPMAP | 0x00020000) > > -#define HC_HTXnLoc_Local 0x00000000 > > -#define HC_HTXnLoc_Sys 0x00000002 > > -#define HC_HTXnLoc_AGP 0x00000003 > > -/* HC_SubA_HTXnTRAH 0x007f > > - */ > > -#define HC_HTXnTRAH_MASK 0x00ff0000 > > -#define HC_HTXnTRAL_MASK 0x0000ff00 > > -#define HC_HTXnTBA_MASK 0x000000ff > > -#define HC_HTXnTRAH_SHIFT 16 > > -#define HC_HTXnTRAL_SHIFT 8 > > -/* HC_SubA_HTXnTBLCsat 0x0080 > > - *-- Define the input texture. > > - */ > > -#define HC_XTC_TOPC 0x00000000 > > -#define HC_XTC_InvTOPC 0x00000010 > > -#define HC_XTC_TOPCp5 0x00000020 > > -#define HC_XTC_Cbias 0x00000000 > > -#define HC_XTC_InvCbias 0x00000010 > > -#define HC_XTC_0 0x00000000 > > -#define HC_XTC_Dif 0x00000001 > > -#define HC_XTC_Spec 0x00000002 > > -#define HC_XTC_Tex 0x00000003 > > -#define HC_XTC_Cur 0x00000004 > > -#define HC_XTC_Adif 0x00000005 > > -#define HC_XTC_Fog 0x00000006 > > -#define HC_XTC_Atex 0x00000007 > > -#define HC_XTC_Acur 0x00000008 > > -#define HC_XTC_HTXnTBLRC 0x00000009 > > -#define HC_XTC_Ctexnext 0x0000000a > > -/*-- > > - */ > > -#define HC_HTXnTBLCsat_MASK 0x00800000 > > -#define HC_HTXnTBLCa_MASK 0x000fc000 > > -#define HC_HTXnTBLCb_MASK 0x00001f80 > > -#define HC_HTXnTBLCc_MASK 0x0000003f > > -#define HC_HTXnTBLCa_TOPC (HC_XTC_TOPC << 14) > > -#define HC_HTXnTBLCa_InvTOPC (HC_XTC_InvTOPC << 14) > > -#define HC_HTXnTBLCa_TOPCp5 (HC_XTC_TOPCp5 << 14) > > -#define HC_HTXnTBLCa_0 (HC_XTC_0 << 14) > > -#define HC_HTXnTBLCa_Dif (HC_XTC_Dif << 14) > > -#define HC_HTXnTBLCa_Spec (HC_XTC_Spec << 14) > > -#define HC_HTXnTBLCa_Tex (HC_XTC_Tex << 14) > > -#define HC_HTXnTBLCa_Cur (HC_XTC_Cur << 14) > > -#define HC_HTXnTBLCa_Adif (HC_XTC_Adif << 14) > > -#define HC_HTXnTBLCa_Fog (HC_XTC_Fog << 14) > > -#define HC_HTXnTBLCa_Atex (HC_XTC_Atex << 14) > > -#define HC_HTXnTBLCa_Acur (HC_XTC_Acur << 14) > > -#define HC_HTXnTBLCa_HTXnTBLRC (HC_XTC_HTXnTBLRC << 14) > > -#define HC_HTXnTBLCa_Ctexnext (HC_XTC_Ctexnext << 14) > > -#define HC_HTXnTBLCb_TOPC (HC_XTC_TOPC << 7) > > -#define HC_HTXnTBLCb_InvTOPC (HC_XTC_InvTOPC << 7) > > -#define HC_HTXnTBLCb_TOPCp5 (HC_XTC_TOPCp5 << 7) > > -#define HC_HTXnTBLCb_0 (HC_XTC_0 << 7) > > -#define HC_HTXnTBLCb_Dif (HC_XTC_Dif << 7) > > -#define HC_HTXnTBLCb_Spec (HC_XTC_Spec << 7) > > -#define HC_HTXnTBLCb_Tex (HC_XTC_Tex << 7) > > -#define HC_HTXnTBLCb_Cur (HC_XTC_Cur << 7) > > -#define HC_HTXnTBLCb_Adif (HC_XTC_Adif << 7) > > -#define HC_HTXnTBLCb_Fog (HC_XTC_Fog << 7) > > -#define HC_HTXnTBLCb_Atex (HC_XTC_Atex << 7) > > -#define HC_HTXnTBLCb_Acur (HC_XTC_Acur << 7) > > -#define HC_HTXnTBLCb_HTXnTBLRC (HC_XTC_HTXnTBLRC << 7) > > -#define HC_HTXnTBLCb_Ctexnext (HC_XTC_Ctexnext << 7) > > -#define HC_HTXnTBLCc_TOPC (HC_XTC_TOPC << 0) > > -#define HC_HTXnTBLCc_InvTOPC (HC_XTC_InvTOPC << 0) > > -#define HC_HTXnTBLCc_TOPCp5 (HC_XTC_TOPCp5 << 0) > > -#define HC_HTXnTBLCc_0 (HC_XTC_0 << 0) > > -#define HC_HTXnTBLCc_Dif (HC_XTC_Dif << 0) > > -#define HC_HTXnTBLCc_Spec (HC_XTC_Spec << 0) > > -#define HC_HTXnTBLCc_Tex (HC_XTC_Tex << 0) > > -#define HC_HTXnTBLCc_Cur (HC_XTC_Cur << 0) > > -#define HC_HTXnTBLCc_Adif (HC_XTC_Adif << 0) > > -#define HC_HTXnTBLCc_Fog (HC_XTC_Fog << 0) > > -#define HC_HTXnTBLCc_Atex (HC_XTC_Atex << 0) > > -#define HC_HTXnTBLCc_Acur (HC_XTC_Acur << 0) > > -#define HC_HTXnTBLCc_HTXnTBLRC (HC_XTC_HTXnTBLRC << 0) > > -#define HC_HTXnTBLCc_Ctexnext (HC_XTC_Ctexnext << 0) > > -/* HC_SubA_HTXnTBLCop 0x0081 > > - */ > > -#define HC_HTXnTBLdot_MASK 0x00c00000 > > -#define HC_HTXnTBLCop_MASK 0x00380000 > > -#define HC_HTXnTBLCbias_MASK 0x0007c000 > > -#define HC_HTXnTBLCshift_MASK 0x00001800 > > -#define HC_HTXnTBLAop_MASK 0x00000380 > > -#define HC_HTXnTBLAbias_MASK 0x00000078 > > -#define HC_HTXnTBLAshift_MASK 0x00000003 > > -#define HC_HTXnTBLCop_Add 0x00000000 > > -#define HC_HTXnTBLCop_Sub 0x00080000 > > -#define HC_HTXnTBLCop_Min 0x00100000 > > -#define HC_HTXnTBLCop_Max 0x00180000 > > -#define HC_HTXnTBLCop_Mask 0x00200000 > > -#define HC_HTXnTBLCbias_Cbias (HC_XTC_Cbias << 14) > > -#define HC_HTXnTBLCbias_InvCbias (HC_XTC_InvCbias << 14) > > -#define HC_HTXnTBLCbias_0 (HC_XTC_0 << 14) > > -#define HC_HTXnTBLCbias_Dif (HC_XTC_Dif << 14) > > -#define HC_HTXnTBLCbias_Spec (HC_XTC_Spec << 14) > > -#define HC_HTXnTBLCbias_Tex (HC_XTC_Tex << 14) > > -#define HC_HTXnTBLCbias_Cur (HC_XTC_Cur << 14) > > -#define HC_HTXnTBLCbias_Adif (HC_XTC_Adif << 14) > > -#define HC_HTXnTBLCbias_Fog (HC_XTC_Fog << 14) > > -#define HC_HTXnTBLCbias_Atex (HC_XTC_Atex << 14) > > -#define HC_HTXnTBLCbias_Acur (HC_XTC_Acur << 14) > > -#define HC_HTXnTBLCbias_HTXnTBLRC (HC_XTC_HTXnTBLRC << 14) > > -#define HC_HTXnTBLCshift_1 0x00000000 > > -#define HC_HTXnTBLCshift_2 0x00000800 > > -#define HC_HTXnTBLCshift_No 0x00001000 > > -#define HC_HTXnTBLCshift_DotP 0x00001800 > > -/*=* John Sheng [2003.7.18] texture combine *=*/ > > -#define HC_HTXnTBLDOT3 0x00080000 > > -#define HC_HTXnTBLDOT4 0x000C0000 > > - > > -#define HC_HTXnTBLAop_Add 0x00000000 > > -#define HC_HTXnTBLAop_Sub 0x00000080 > > -#define HC_HTXnTBLAop_Min 0x00000100 > > -#define HC_HTXnTBLAop_Max 0x00000180 > > -#define HC_HTXnTBLAop_Mask 0x00000200 > > -#define HC_HTXnTBLAbias_Inv 0x00000040 > > -#define HC_HTXnTBLAbias_Adif 0x00000000 > > -#define HC_HTXnTBLAbias_Fog 0x00000008 > > -#define HC_HTXnTBLAbias_Acur 0x00000010 > > -#define HC_HTXnTBLAbias_HTXnTBLRAbias 0x00000018 > > -#define HC_HTXnTBLAbias_Atex 0x00000020 > > -#define HC_HTXnTBLAshift_1 0x00000000 > > -#define HC_HTXnTBLAshift_2 0x00000001 > > -#define HC_HTXnTBLAshift_No 0x00000002 > > -/* #define HC_HTXnTBLAshift_DotP 0x00000003 */ > > -/* HC_SubA_HTXnTBLMPFog 0x0082 > > - */ > > -#define HC_HTXnTBLMPfog_MASK 0x00e00000 > > -#define HC_HTXnTBLMPfog_0 0x00000000 > > -#define HC_HTXnTBLMPfog_Adif 0x00200000 > > -#define HC_HTXnTBLMPfog_Fog 0x00400000 > > -#define HC_HTXnTBLMPfog_Atex 0x00600000 > > -#define HC_HTXnTBLMPfog_Acur 0x00800000 > > -#define HC_HTXnTBLMPfog_GHTXnTBLRFog 0x00a00000 > > -/* HC_SubA_HTXnTBLAsat 0x0083 > > - *-- Define the texture alpha input. > > - */ > > -#define HC_XTA_TOPA 0x00000000 > > -#define HC_XTA_InvTOPA 0x00000008 > > -#define HC_XTA_TOPAp5 0x00000010 > > -#define HC_XTA_Adif 0x00000000 > > -#define HC_XTA_Fog 0x00000001 > > -#define HC_XTA_Acur 0x00000002 > > -#define HC_XTA_HTXnTBLRA 0x00000003 > > -#define HC_XTA_Atex 0x00000004 > > -#define HC_XTA_Atexnext 0x00000005 > > -/*-- > > - */ > > -#define HC_HTXnTBLAsat_MASK 0x00800000 > > -#define HC_HTXnTBLAMB_MASK 0x00700000 > > -#define HC_HTXnTBLAa_MASK 0x0007c000 > > -#define HC_HTXnTBLAb_MASK 0x00000f80 > > -#define HC_HTXnTBLAc_MASK 0x0000001f > > -#define HC_HTXnTBLAMB_SHIFT 20 > > -#define HC_HTXnTBLAa_TOPA (HC_XTA_TOPA << 14) > > -#define HC_HTXnTBLAa_InvTOPA (HC_XTA_InvTOPA << 14) > > -#define HC_HTXnTBLAa_TOPAp5 (HC_XTA_TOPAp5 << 14) > > -#define HC_HTXnTBLAa_Adif (HC_XTA_Adif << 14) > > -#define HC_HTXnTBLAa_Fog (HC_XTA_Fog << 14) > > -#define HC_HTXnTBLAa_Acur (HC_XTA_Acur << 14) > > -#define HC_HTXnTBLAa_HTXnTBLRA (HC_XTA_HTXnTBLRA << 14) > > -#define HC_HTXnTBLAa_Atex (HC_XTA_Atex << 14) > > -#define HC_HTXnTBLAa_Atexnext (HC_XTA_Atexnext << 14) > > -#define HC_HTXnTBLAb_TOPA (HC_XTA_TOPA << 7) > > -#define HC_HTXnTBLAb_InvTOPA (HC_XTA_InvTOPA << 7) > > -#define HC_HTXnTBLAb_TOPAp5 (HC_XTA_TOPAp5 << 7) > > -#define HC_HTXnTBLAb_Adif (HC_XTA_Adif << 7) > > -#define HC_HTXnTBLAb_Fog (HC_XTA_Fog << 7) > > -#define HC_HTXnTBLAb_Acur (HC_XTA_Acur << 7) > > -#define HC_HTXnTBLAb_HTXnTBLRA (HC_XTA_HTXnTBLRA << 7) > > -#define HC_HTXnTBLAb_Atex (HC_XTA_Atex << 7) > > -#define HC_HTXnTBLAb_Atexnext (HC_XTA_Atexnext << 7) > > -#define HC_HTXnTBLAc_TOPA (HC_XTA_TOPA << 0) > > -#define HC_HTXnTBLAc_InvTOPA (HC_XTA_InvTOPA << 0) > > -#define HC_HTXnTBLAc_TOPAp5 (HC_XTA_TOPAp5 << 0) > > -#define HC_HTXnTBLAc_Adif (HC_XTA_Adif << 0) > > -#define HC_HTXnTBLAc_Fog (HC_XTA_Fog << 0) > > -#define HC_HTXnTBLAc_Acur (HC_XTA_Acur << 0) > > -#define HC_HTXnTBLAc_HTXnTBLRA (HC_XTA_HTXnTBLRA << 0) > > -#define HC_HTXnTBLAc_Atex (HC_XTA_Atex << 0) > > -#define HC_HTXnTBLAc_Atexnext (HC_XTA_Atexnext << 0) > > -/* HC_SubA_HTXnTBLRAa 0x0089 > > - */ > > -#define HC_HTXnTBLRAa_MASK 0x00ff0000 > > -#define HC_HTXnTBLRAb_MASK 0x0000ff00 > > -#define HC_HTXnTBLRAc_MASK 0x000000ff > > -#define HC_HTXnTBLRAa_SHIFT 16 > > -#define HC_HTXnTBLRAb_SHIFT 8 > > -#define HC_HTXnTBLRAc_SHIFT 0 > > -/* HC_SubA_HTXnTBLRFog 0x008a > > - */ > > -#define HC_HTXnTBLRFog_MASK 0x0000ff00 > > -#define HC_HTXnTBLRAbias_MASK 0x000000ff > > -#define HC_HTXnTBLRFog_SHIFT 8 > > -#define HC_HTXnTBLRAbias_SHIFT 0 > > -/* HC_SubA_HTXnLScale 0x0094 > > - */ > > -#define HC_HTXnLScale_MASK 0x0007fc00 > > -#define HC_HTXnLOff_MASK 0x000001ff > > -#define HC_HTXnLScale_SHIFT 10 > > -/* HC_SubA_HTXSMD 0x0000 > > - */ > > -#define HC_HTXSMD_MASK 0x00000080 > > -#define HC_HTXTMD_MASK 0x00000040 > > -#define HC_HTXNum_MASK 0x00000038 > > -#define HC_HTXTRMD_MASK 0x00000006 > > -#define HC_HTXCHCLR_MASK 0x00000001 > > -#define HC_HTXNum_SHIFT 3 > > - > > -/* Texture Palette n > > - */ > > -#define HC_SubType_TexPalette0 0x00000000 > > -#define HC_SubType_TexPalette1 0x00000001 > > -#define HC_SubType_FogTable 0x00000010 > > -#define HC_SubType_Stipple 0x00000014 > > -/* HC_SubA_TexPalette0 0x0000 > > - */ > > -#define HC_HTPnA_MASK 0xff000000 > > -#define HC_HTPnR_MASK 0x00ff0000 > > -#define HC_HTPnG_MASK 0x0000ff00 > > -#define HC_HTPnB_MASK 0x000000ff > > -/* HC_SubA_FogTable 0x0010 > > - */ > > -#define HC_HFPn3_MASK 0xff000000 > > -#define HC_HFPn2_MASK 0x00ff0000 > > -#define HC_HFPn1_MASK 0x0000ff00 > > -#define HC_HFPn_MASK 0x000000ff > > -#define HC_HFPn3_SHIFT 24 > > -#define HC_HFPn2_SHIFT 16 > > -#define HC_HFPn1_SHIFT 8 > > - > > -/* Auto Testing & Security > > - */ > > -#define HC_SubA_HenFIFOAT 0x0000 > > -#define HC_SubA_HFBDrawFirst 0x0004 > > -#define HC_SubA_HFBBasL 0x0005 > > -#define HC_SubA_HFBDst 0x0006 > > -/* HC_SubA_HenFIFOAT 0x0000 > > - */ > > -#define HC_HenFIFOAT_MASK 0x00000020 > > -#define HC_HenGEMILock_MASK 0x00000010 > > -#define HC_HenFBASwap_MASK 0x00000008 > > -#define HC_HenOT_MASK 0x00000004 > > -#define HC_HenCMDQ_MASK 0x00000002 > > -#define HC_HenTXCTSU_MASK 0x00000001 > > -/* HC_SubA_HFBDrawFirst 0x0004 > > - */ > > -#define HC_HFBDrawFirst_MASK 0x00000800 > > -#define HC_HFBQueue_MASK 0x00000400 > > -#define HC_HFBLock_MASK 0x00000200 > > -#define HC_HEOF_MASK 0x00000100 > > -#define HC_HFBBasH_MASK 0x000000ff > > - > > -/* GEMI Setting > > - */ > > -#define HC_SubA_HTArbRCM 0x0008 > > -#define HC_SubA_HTArbRZ 0x000a > > -#define HC_SubA_HTArbWZ 0x000b > > -#define HC_SubA_HTArbRTX 0x000c > > -#define HC_SubA_HTArbRCW 0x000d > > -#define HC_SubA_HTArbE2 0x000e > > -#define HC_SubA_HArbRQCM 0x0010 > > -#define HC_SubA_HArbWQCM 0x0011 > > -#define HC_SubA_HGEMITout 0x0020 > > -#define HC_SubA_HFthRTXD 0x0040 > > -#define HC_SubA_HFthRTXA 0x0044 > > -#define HC_SubA_HCMDQstL 0x0050 > > -#define HC_SubA_HCMDQendL 0x0051 > > -#define HC_SubA_HCMDQLen 0x0052 > > -/* HC_SubA_HTArbRCM 0x0008 > > - */ > > -#define HC_HTArbRCM_MASK 0x0000ffff > > -/* HC_SubA_HTArbRZ 0x000a > > - */ > > -#define HC_HTArbRZ_MASK 0x0000ffff > > -/* HC_SubA_HTArbWZ 0x000b > > - */ > > -#define HC_HTArbWZ_MASK 0x0000ffff > > -/* HC_SubA_HTArbRTX 0x000c > > - */ > > -#define HC_HTArbRTX_MASK 0x0000ffff > > -/* HC_SubA_HTArbRCW 0x000d > > - */ > > -#define HC_HTArbRCW_MASK 0x0000ffff > > -/* HC_SubA_HTArbE2 0x000e > > - */ > > -#define HC_HTArbE2_MASK 0x0000ffff > > -/* HC_SubA_HArbRQCM 0x0010 > > - */ > > -#define HC_HTArbRQCM_MASK 0x0000ffff > > -/* HC_SubA_HArbWQCM 0x0011 > > - */ > > -#define HC_HArbWQCM_MASK 0x0000ffff > > -/* HC_SubA_HGEMITout 0x0020 > > - */ > > -#define HC_HGEMITout_MASK 0x000f0000 > > -#define HC_HNPArbZC_MASK 0x0000ffff > > -#define HC_HGEMITout_SHIFT 16 > > -/* HC_SubA_HFthRTXD 0x0040 > > - */ > > -#define HC_HFthRTXD_MASK 0x00ff0000 > > -#define HC_HFthRZD_MASK 0x0000ff00 > > -#define HC_HFthWZD_MASK 0x000000ff > > -#define HC_HFthRTXD_SHIFT 16 > > -#define HC_HFthRZD_SHIFT 8 > > -/* HC_SubA_HFthRTXA 0x0044 > > - */ > > -#define HC_HFthRTXA_MASK 0x000000ff > > - > > -/****************************************************************************** > > -** Define the Halcyon Internal register access constants. For simulator only. > > -******************************************************************************/ > > -#define HC_SIMA_HAGPBstL 0x0000 > > -#define HC_SIMA_HAGPBendL 0x0001 > > -#define HC_SIMA_HAGPCMNT 0x0002 > > -#define HC_SIMA_HAGPBpL 0x0003 > > -#define HC_SIMA_HAGPBpH 0x0004 > > -#define HC_SIMA_HClipTB 0x0005 > > -#define HC_SIMA_HClipLR 0x0006 > > -#define HC_SIMA_HFPClipTL 0x0007 > > -#define HC_SIMA_HFPClipBL 0x0008 > > -#define HC_SIMA_HFPClipLL 0x0009 > > -#define HC_SIMA_HFPClipRL 0x000a > > -#define HC_SIMA_HFPClipTBH 0x000b > > -#define HC_SIMA_HFPClipLRH 0x000c > > -#define HC_SIMA_HLP 0x000d > > -#define HC_SIMA_HLPRF 0x000e > > -#define HC_SIMA_HSolidCL 0x000f > > -#define HC_SIMA_HPixGC 0x0010 > > -#define HC_SIMA_HSPXYOS 0x0011 > > -#define HC_SIMA_HCmdA 0x0012 > > -#define HC_SIMA_HCmdB 0x0013 > > -#define HC_SIMA_HEnable 0x0014 > > -#define HC_SIMA_HZWBBasL 0x0015 > > -#define HC_SIMA_HZWBBasH 0x0016 > > -#define HC_SIMA_HZWBType 0x0017 > > -#define HC_SIMA_HZBiasL 0x0018 > > -#define HC_SIMA_HZWBend 0x0019 > > -#define HC_SIMA_HZWTMD 0x001a > > -#define HC_SIMA_HZWCDL 0x001b > > -#define HC_SIMA_HZWCTAGnum 0x001c > > -#define HC_SIMA_HZCYNum 0x001d > > -#define HC_SIMA_HZWCFire 0x001e > > -/* #define HC_SIMA_HSBBasL 0x001d */ > > -/* #define HC_SIMA_HSBBasH 0x001e */ > > -/* #define HC_SIMA_HSBFM 0x001f */ > > -#define HC_SIMA_HSTREF 0x0020 > > -#define HC_SIMA_HSTMD 0x0021 > > -#define HC_SIMA_HABBasL 0x0022 > > -#define HC_SIMA_HABBasH 0x0023 > > -#define HC_SIMA_HABFM 0x0024 > > -#define HC_SIMA_HATMD 0x0025 > > -#define HC_SIMA_HABLCsat 0x0026 > > -#define HC_SIMA_HABLCop 0x0027 > > -#define HC_SIMA_HABLAsat 0x0028 > > -#define HC_SIMA_HABLAop 0x0029 > > -#define HC_SIMA_HABLRCa 0x002a > > -#define HC_SIMA_HABLRFCa 0x002b > > -#define HC_SIMA_HABLRCbias 0x002c > > -#define HC_SIMA_HABLRCb 0x002d > > -#define HC_SIMA_HABLRFCb 0x002e > > -#define HC_SIMA_HABLRAa 0x002f > > -#define HC_SIMA_HABLRAb 0x0030 > > -#define HC_SIMA_HDBBasL 0x0031 > > -#define HC_SIMA_HDBBasH 0x0032 > > -#define HC_SIMA_HDBFM 0x0033 > > -#define HC_SIMA_HFBBMSKL 0x0034 > > -#define HC_SIMA_HROP 0x0035 > > -#define HC_SIMA_HFogLF 0x0036 > > -#define HC_SIMA_HFogCL 0x0037 > > -#define HC_SIMA_HFogCH 0x0038 > > -#define HC_SIMA_HFogStL 0x0039 > > -#define HC_SIMA_HFogStH 0x003a > > -#define HC_SIMA_HFogOOdMF 0x003b > > -#define HC_SIMA_HFogOOdEF 0x003c > > -#define HC_SIMA_HFogEndL 0x003d > > -#define HC_SIMA_HFogDenst 0x003e > > -/*---- start of texture 0 setting ---- > > - */ > > -#define HC_SIMA_HTX0L0BasL 0x0040 > > -#define HC_SIMA_HTX0L1BasL 0x0041 > > -#define HC_SIMA_HTX0L2BasL 0x0042 > > -#define HC_SIMA_HTX0L3BasL 0x0043 > > -#define HC_SIMA_HTX0L4BasL 0x0044 > > -#define HC_SIMA_HTX0L5BasL 0x0045 > > -#define HC_SIMA_HTX0L6BasL 0x0046 > > -#define HC_SIMA_HTX0L7BasL 0x0047 > > -#define HC_SIMA_HTX0L8BasL 0x0048 > > -#define HC_SIMA_HTX0L9BasL 0x0049 > > -#define HC_SIMA_HTX0LaBasL 0x004a > > -#define HC_SIMA_HTX0LbBasL 0x004b > > -#define HC_SIMA_HTX0LcBasL 0x004c > > -#define HC_SIMA_HTX0LdBasL 0x004d > > -#define HC_SIMA_HTX0LeBasL 0x004e > > -#define HC_SIMA_HTX0LfBasL 0x004f > > -#define HC_SIMA_HTX0L10BasL 0x0050 > > -#define HC_SIMA_HTX0L11BasL 0x0051 > > -#define HC_SIMA_HTX0L012BasH 0x0052 > > -#define HC_SIMA_HTX0L345BasH 0x0053 > > -#define HC_SIMA_HTX0L678BasH 0x0054 > > -#define HC_SIMA_HTX0L9abBasH 0x0055 > > -#define HC_SIMA_HTX0LcdeBasH 0x0056 > > -#define HC_SIMA_HTX0Lf1011BasH 0x0057 > > -#define HC_SIMA_HTX0L0Pit 0x0058 > > -#define HC_SIMA_HTX0L1Pit 0x0059 > > -#define HC_SIMA_HTX0L2Pit 0x005a > > -#define HC_SIMA_HTX0L3Pit 0x005b > > -#define HC_SIMA_HTX0L4Pit 0x005c > > -#define HC_SIMA_HTX0L5Pit 0x005d > > -#define HC_SIMA_HTX0L6Pit 0x005e > > -#define HC_SIMA_HTX0L7Pit 0x005f > > -#define HC_SIMA_HTX0L8Pit 0x0060 > > -#define HC_SIMA_HTX0L9Pit 0x0061 > > -#define HC_SIMA_HTX0LaPit 0x0062 > > -#define HC_SIMA_HTX0LbPit 0x0063 > > -#define HC_SIMA_HTX0LcPit 0x0064 > > -#define HC_SIMA_HTX0LdPit 0x0065 > > -#define HC_SIMA_HTX0LePit 0x0066 > > -#define HC_SIMA_HTX0LfPit 0x0067 > > -#define HC_SIMA_HTX0L10Pit 0x0068 > > -#define HC_SIMA_HTX0L11Pit 0x0069 > > -#define HC_SIMA_HTX0L0_5WE 0x006a > > -#define HC_SIMA_HTX0L6_bWE 0x006b > > -#define HC_SIMA_HTX0Lc_11WE 0x006c > > -#define HC_SIMA_HTX0L0_5HE 0x006d > > -#define HC_SIMA_HTX0L6_bHE 0x006e > > -#define HC_SIMA_HTX0Lc_11HE 0x006f > > -#define HC_SIMA_HTX0L0OS 0x0070 > > -#define HC_SIMA_HTX0TB 0x0071 > > -#define HC_SIMA_HTX0MPMD 0x0072 > > -#define HC_SIMA_HTX0CLODu 0x0073 > > -#define HC_SIMA_HTX0FM 0x0074 > > -#define HC_SIMA_HTX0TRCH 0x0075 > > -#define HC_SIMA_HTX0TRCL 0x0076 > > -#define HC_SIMA_HTX0TBC 0x0077 > > -#define HC_SIMA_HTX0TRAH 0x0078 > > -#define HC_SIMA_HTX0TBLCsat 0x0079 > > -#define HC_SIMA_HTX0TBLCop 0x007a > > -#define HC_SIMA_HTX0TBLMPfog 0x007b > > -#define HC_SIMA_HTX0TBLAsat 0x007c > > -#define HC_SIMA_HTX0TBLRCa 0x007d > > -#define HC_SIMA_HTX0TBLRCb 0x007e > > -#define HC_SIMA_HTX0TBLRCc 0x007f > > -#define HC_SIMA_HTX0TBLRCbias 0x0080 > > -#define HC_SIMA_HTX0TBLRAa 0x0081 > > -#define HC_SIMA_HTX0TBLRFog 0x0082 > > -#define HC_SIMA_HTX0BumpM00 0x0083 > > -#define HC_SIMA_HTX0BumpM01 0x0084 > > -#define HC_SIMA_HTX0BumpM10 0x0085 > > -#define HC_SIMA_HTX0BumpM11 0x0086 > > -#define HC_SIMA_HTX0LScale 0x0087 > > -/*---- end of texture 0 setting ---- 0x008f > > - */ > > -#define HC_SIMA_TX0TX1_OFF 0x0050 > > -/*---- start of texture 1 setting ---- > > - */ > > -#define HC_SIMA_HTX1L0BasL (HC_SIMA_HTX0L0BasL + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L1BasL (HC_SIMA_HTX0L1BasL + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L2BasL (HC_SIMA_HTX0L2BasL + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L3BasL (HC_SIMA_HTX0L3BasL + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L4BasL (HC_SIMA_HTX0L4BasL + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L5BasL (HC_SIMA_HTX0L5BasL + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L6BasL (HC_SIMA_HTX0L6BasL + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L7BasL (HC_SIMA_HTX0L7BasL + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L8BasL (HC_SIMA_HTX0L8BasL + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L9BasL (HC_SIMA_HTX0L9BasL + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1LaBasL (HC_SIMA_HTX0LaBasL + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1LbBasL (HC_SIMA_HTX0LbBasL + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1LcBasL (HC_SIMA_HTX0LcBasL + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1LdBasL (HC_SIMA_HTX0LdBasL + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1LeBasL (HC_SIMA_HTX0LeBasL + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1LfBasL (HC_SIMA_HTX0LfBasL + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L10BasL (HC_SIMA_HTX0L10BasL + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L11BasL (HC_SIMA_HTX0L11BasL + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L012BasH (HC_SIMA_HTX0L012BasH + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L345BasH (HC_SIMA_HTX0L345BasH + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L678BasH (HC_SIMA_HTX0L678BasH + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L9abBasH (HC_SIMA_HTX0L9abBasH + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1LcdeBasH (HC_SIMA_HTX0LcdeBasH + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1Lf1011BasH (HC_SIMA_HTX0Lf1011BasH + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L0Pit (HC_SIMA_HTX0L0Pit + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L1Pit (HC_SIMA_HTX0L1Pit + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L2Pit (HC_SIMA_HTX0L2Pit + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L3Pit (HC_SIMA_HTX0L3Pit + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L4Pit (HC_SIMA_HTX0L4Pit + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L5Pit (HC_SIMA_HTX0L5Pit + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L6Pit (HC_SIMA_HTX0L6Pit + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L7Pit (HC_SIMA_HTX0L7Pit + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L8Pit (HC_SIMA_HTX0L8Pit + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L9Pit (HC_SIMA_HTX0L9Pit + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1LaPit (HC_SIMA_HTX0LaPit + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1LbPit (HC_SIMA_HTX0LbPit + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1LcPit (HC_SIMA_HTX0LcPit + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1LdPit (HC_SIMA_HTX0LdPit + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1LePit (HC_SIMA_HTX0LePit + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1LfPit (HC_SIMA_HTX0LfPit + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L10Pit (HC_SIMA_HTX0L10Pit + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L11Pit (HC_SIMA_HTX0L11Pit + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L0_5WE (HC_SIMA_HTX0L0_5WE + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L6_bWE (HC_SIMA_HTX0L6_bWE + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1Lc_11WE (HC_SIMA_HTX0Lc_11WE + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L0_5HE (HC_SIMA_HTX0L0_5HE + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L6_bHE (HC_SIMA_HTX0L6_bHE + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1Lc_11HE (HC_SIMA_HTX0Lc_11HE + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1L0OS (HC_SIMA_HTX0L0OS + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1TB (HC_SIMA_HTX0TB + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1MPMD (HC_SIMA_HTX0MPMD + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1CLODu (HC_SIMA_HTX0CLODu + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1FM (HC_SIMA_HTX0FM + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1TRCH (HC_SIMA_HTX0TRCH + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1TRCL (HC_SIMA_HTX0TRCL + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1TBC (HC_SIMA_HTX0TBC + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1TRAH (HC_SIMA_HTX0TRAH + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1LTC (HC_SIMA_HTX0LTC + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1LTA (HC_SIMA_HTX0LTA + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1TBLCsat (HC_SIMA_HTX0TBLCsat + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1TBLCop (HC_SIMA_HTX0TBLCop + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1TBLMPfog (HC_SIMA_HTX0TBLMPfog + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1TBLAsat (HC_SIMA_HTX0TBLAsat + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1TBLRCa (HC_SIMA_HTX0TBLRCa + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1TBLRCb (HC_SIMA_HTX0TBLRCb + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1TBLRCc (HC_SIMA_HTX0TBLRCc + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1TBLRCbias (HC_SIMA_HTX0TBLRCbias + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1TBLRAa (HC_SIMA_HTX0TBLRAa + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1TBLRFog (HC_SIMA_HTX0TBLRFog + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1BumpM00 (HC_SIMA_HTX0BumpM00 + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1BumpM01 (HC_SIMA_HTX0BumpM01 + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1BumpM10 (HC_SIMA_HTX0BumpM10 + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1BumpM11 (HC_SIMA_HTX0BumpM11 + HC_SIMA_TX0TX1_OFF) > > -#define HC_SIMA_HTX1LScale (HC_SIMA_HTX0LScale + HC_SIMA_TX0TX1_OFF) > > -/*---- end of texture 1 setting ---- 0xaf > > - */ > > -#define HC_SIMA_HTXSMD 0x00b0 > > -#define HC_SIMA_HenFIFOAT 0x00b1 > > -#define HC_SIMA_HFBDrawFirst 0x00b2 > > -#define HC_SIMA_HFBBasL 0x00b3 > > -#define HC_SIMA_HTArbRCM 0x00b4 > > -#define HC_SIMA_HTArbRZ 0x00b5 > > -#define HC_SIMA_HTArbWZ 0x00b6 > > -#define HC_SIMA_HTArbRTX 0x00b7 > > -#define HC_SIMA_HTArbRCW 0x00b8 > > -#define HC_SIMA_HTArbE2 0x00b9 > > -#define HC_SIMA_HGEMITout 0x00ba > > -#define HC_SIMA_HFthRTXD 0x00bb > > -#define HC_SIMA_HFthRTXA 0x00bc > > -/* Define the texture palette 0 > > - */ > > -#define HC_SIMA_HTP0 0x0100 > > -#define HC_SIMA_HTP1 0x0200 > > -#define HC_SIMA_FOGTABLE 0x0300 > > -#define HC_SIMA_STIPPLE 0x0400 > > -#define HC_SIMA_HE3Fire 0x0440 > > -#define HC_SIMA_TRANS_SET 0x0441 > > -#define HC_SIMA_HREngSt 0x0442 > > -#define HC_SIMA_HRFIFOempty 0x0443 > > -#define HC_SIMA_HRFIFOfull 0x0444 > > -#define HC_SIMA_HRErr 0x0445 > > -#define HC_SIMA_FIFOstatus 0x0446 > > - > > -/****************************************************************************** > > -** Define the AGP command header. > > -******************************************************************************/ > > -#define HC_ACMD_MASK 0xfe000000 > > -#define HC_ACMD_SUB_MASK 0x0c000000 > > -#define HC_ACMD_HCmdA 0xee000000 > > -#define HC_ACMD_HCmdB 0xec000000 > > -#define HC_ACMD_HCmdC 0xea000000 > > -#define HC_ACMD_H1 0xf0000000 > > -#define HC_ACMD_H2 0xf2000000 > > -#define HC_ACMD_H3 0xf4000000 > > -#define HC_ACMD_H4 0xf6000000 > > - > > -#define HC_ACMD_H1IO_MASK 0x000001ff > > -#define HC_ACMD_H2IO1_MASK 0x001ff000 > > -#define HC_ACMD_H2IO2_MASK 0x000001ff > > -#define HC_ACMD_H2IO1_SHIFT 12 > > -#define HC_ACMD_H2IO2_SHIFT 0 > > -#define HC_ACMD_H3IO_MASK 0x000001ff > > -#define HC_ACMD_H3COUNT_MASK 0x01fff000 > > -#define HC_ACMD_H3COUNT_SHIFT 12 > > -#define HC_ACMD_H4ID_MASK 0x000001ff > > -#define HC_ACMD_H4COUNT_MASK 0x01fffe00 > > -#define HC_ACMD_H4COUNT_SHIFT 9 > > - > > -/******************************************************************************** > > -** Define Header > > -********************************************************************************/ > > -#define HC_HEADER2 0xF210F110 > > - > > -/******************************************************************************** > > -** Define Dummy Value > > -********************************************************************************/ > > -#define HC_DUMMY 0xCCCCCCCC > > -/******************************************************************************** > > -** Define for DMA use > > -********************************************************************************/ > > -#define HALCYON_HEADER2 0XF210F110 > > -#define HALCYON_FIRECMD 0XEE100000 > > -#define HALCYON_FIREMASK 0XFFF00000 > > -#define HALCYON_CMDB 0XEC000000 > > -#define HALCYON_CMDBMASK 0XFFFE0000 > > -#define HALCYON_SUB_ADDR0 0X00000000 > > -#define HALCYON_HEADER1MASK 0XFFFFFC00 > > -#define HALCYON_HEADER1 0XF0000000 > > -#define HC_SubA_HAGPBstL 0x0060 > > -#define HC_SubA_HAGPBendL 0x0061 > > -#define HC_SubA_HAGPCMNT 0x0062 > > -#define HC_SubA_HAGPBpL 0x0063 > > -#define HC_SubA_HAGPBpH 0x0064 > > -#define HC_HAGPCMNT_MASK 0x00800000 > > -#define HC_HCmdErrClr_MASK 0x00400000 > > -#define HC_HAGPBendH_MASK 0x0000ff00 > > -#define HC_HAGPBstH_MASK 0x000000ff > > -#define HC_HAGPBendH_SHIFT 8 > > -#define HC_HAGPBstH_SHIFT 0 > > -#define HC_HAGPBpL_MASK 0x00fffffc > > -#define HC_HAGPBpID_MASK 0x00000003 > > -#define HC_HAGPBpID_PAUSE 0x00000000 > > -#define HC_HAGPBpID_JUMP 0x00000001 > > -#define HC_HAGPBpID_STOP 0x00000002 > > -#define HC_HAGPBpH_MASK 0x00ffffff > > - > > -#define VIA_VIDEO_HEADER5 0xFE040000 > > -#define VIA_VIDEO_HEADER6 0xFE050000 > > -#define VIA_VIDEO_HEADER7 0xFE060000 > > -#define VIA_VIDEOMASK 0xFFFF0000 > > -#endif > > diff --git a/drivers/gpu/drm/via/via_dma.c b/drivers/gpu/drm/via/via_dma.c > > deleted file mode 100644 > > index 177b0499abf1..000000000000 > > --- a/drivers/gpu/drm/via/via_dma.c > > +++ /dev/null > > @@ -1,744 +0,0 @@ > > -/* via_dma.c -- DMA support for the VIA Unichrome/Pro > > - * > > - * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas. > > - * All Rights Reserved. > > - * > > - * Copyright 2004 Digeo, Inc., Palo Alto, CA, U.S.A. > > - * All Rights Reserved. > > - * > > - * Copyright 2004 The Unichrome project. > > - * All Rights Reserved. > > - * > > - * Permission is hereby granted, free of charge, to any person obtaining a > > - * copy of this software and associated documentation files (the "Software"), > > - * to deal in the Software without restriction, including without limitation > > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > > - * and/or sell copies of the Software, and to permit persons to whom the > > - * Software is furnished to do so, subject to the following conditions: > > - * > > - * The above copyright notice and this permission notice (including the > > - * next paragraph) shall be included in all copies or substantial portions > > - * of the Software. > > - * > > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > > - * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, > > - * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR > > - * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE > > - * USE OR OTHER DEALINGS IN THE SOFTWARE. > > - * > > - * Authors: > > - * Tungsten Graphics, > > - * Erdi Chen, > > - * Thomas Hellstrom. > > - */ > > - > > -#include <linux/delay.h> > > -#include <linux/uaccess.h> > > - > > -#include <drm/drm.h> > > -#include <drm/drm_device.h> > > -#include <drm/drm_file.h> > > -#include <drm/via_drm.h> > > - > > -#include "via_drv.h" > > -#include "via_3d_reg.h" > > - > > -#define CMDBUF_ALIGNMENT_SIZE (0x100) > > -#define CMDBUF_ALIGNMENT_MASK (0x0ff) > > - > > -/* defines for VIA 3D registers */ > > -#define VIA_REG_STATUS 0x400 > > -#define VIA_REG_TRANSET 0x43C > > -#define VIA_REG_TRANSPACE 0x440 > > - > > -/* VIA_REG_STATUS(0x400): Engine Status */ > > -#define VIA_CMD_RGTR_BUSY 0x00000080 /* Command Regulator is busy */ > > -#define VIA_2D_ENG_BUSY 0x00000001 /* 2D Engine is busy */ > > -#define VIA_3D_ENG_BUSY 0x00000002 /* 3D Engine is busy */ > > -#define VIA_VR_QUEUE_BUSY 0x00020000 /* Virtual Queue is busy */ > > - > > -#define SetReg2DAGP(nReg, nData) { \ > > - *((uint32_t *)(vb)) = ((nReg) >> 2) | HALCYON_HEADER1; \ > > - *((uint32_t *)(vb) + 1) = (nData); \ > > - vb = ((uint32_t *)vb) + 2; \ > > - dev_priv->dma_low += 8; \ > > -} > > - > > -#define via_flush_write_combine() mb() > > - > > -#define VIA_OUT_RING_QW(w1, w2) do { \ > > - *vb++ = (w1); \ > > - *vb++ = (w2); \ > > - dev_priv->dma_low += 8; \ > > -} while (0) > > - > > -static void via_cmdbuf_start(drm_via_private_t *dev_priv); > > -static void via_cmdbuf_pause(drm_via_private_t *dev_priv); > > -static void via_cmdbuf_reset(drm_via_private_t *dev_priv); > > -static void via_cmdbuf_rewind(drm_via_private_t *dev_priv); > > -static int via_wait_idle(drm_via_private_t *dev_priv); > > -static void via_pad_cache(drm_via_private_t *dev_priv, int qwords); > > - > > -/* > > - * Free space in command buffer. > > - */ > > - > > -static uint32_t via_cmdbuf_space(drm_via_private_t *dev_priv) > > -{ > > - uint32_t agp_base = dev_priv->dma_offset + (uint32_t) dev_priv->agpAddr; > > - uint32_t hw_addr = *(dev_priv->hw_addr_ptr) - agp_base; > > - > > - return ((hw_addr <= dev_priv->dma_low) ? > > - (dev_priv->dma_high + hw_addr - dev_priv->dma_low) : > > - (hw_addr - dev_priv->dma_low)); > > -} > > - > > -/* > > - * How much does the command regulator lag behind? > > - */ > > - > > -static uint32_t via_cmdbuf_lag(drm_via_private_t *dev_priv) > > -{ > > - uint32_t agp_base = dev_priv->dma_offset + (uint32_t) dev_priv->agpAddr; > > - uint32_t hw_addr = *(dev_priv->hw_addr_ptr) - agp_base; > > - > > - return ((hw_addr <= dev_priv->dma_low) ? > > - (dev_priv->dma_low - hw_addr) : > > - (dev_priv->dma_wrap + dev_priv->dma_low - hw_addr)); > > -} > > - > > -/* > > - * Check that the given size fits in the buffer, otherwise wait. > > - */ > > - > > -static inline int > > -via_cmdbuf_wait(drm_via_private_t *dev_priv, unsigned int size) > > -{ > > - uint32_t agp_base = dev_priv->dma_offset + (uint32_t) dev_priv->agpAddr; > > - uint32_t cur_addr, hw_addr, next_addr; > > - volatile uint32_t *hw_addr_ptr; > > - uint32_t count; > > - hw_addr_ptr = dev_priv->hw_addr_ptr; > > - cur_addr = dev_priv->dma_low; > > - next_addr = cur_addr + size + 512 * 1024; > > - count = 1000000; > > - do { > > - hw_addr = *hw_addr_ptr - agp_base; > > - if (count-- == 0) { > > - DRM_ERROR > > - ("via_cmdbuf_wait timed out hw %x cur_addr %x next_addr %x\n", > > - hw_addr, cur_addr, next_addr); > > - return -1; > > - } > > - if ((cur_addr < hw_addr) && (next_addr >= hw_addr)) > > - msleep(1); > > - } while ((cur_addr < hw_addr) && (next_addr >= hw_addr)); > > - return 0; > > -} > > - > > -/* > > - * Checks whether buffer head has reach the end. Rewind the ring buffer > > - * when necessary. > > - * > > - * Returns virtual pointer to ring buffer. > > - */ > > - > > -static inline uint32_t *via_check_dma(drm_via_private_t * dev_priv, > > - unsigned int size) > > -{ > > - if ((dev_priv->dma_low + size + 4 * CMDBUF_ALIGNMENT_SIZE) > > > - dev_priv->dma_high) { > > - via_cmdbuf_rewind(dev_priv); > > - } > > - if (via_cmdbuf_wait(dev_priv, size) != 0) > > - return NULL; > > - > > - return (uint32_t *) (dev_priv->dma_ptr + dev_priv->dma_low); > > -} > > - > > -int via_dma_cleanup(struct drm_device *dev) > > -{ > > - if (dev->dev_private) { > > - drm_via_private_t *dev_priv = > > - (drm_via_private_t *) dev->dev_private; > > - > > - if (dev_priv->ring.virtual_start) { > > - via_cmdbuf_reset(dev_priv); > > - > > - drm_legacy_ioremapfree(&dev_priv->ring.map, dev); > > - dev_priv->ring.virtual_start = NULL; > > - } > > - > > - } > > - > > - return 0; > > -} > > - > > -static int via_initialize(struct drm_device *dev, > > - drm_via_private_t *dev_priv, > > - drm_via_dma_init_t *init) > > -{ > > - if (!dev_priv || !dev_priv->mmio) { > > - DRM_ERROR("via_dma_init called before via_map_init\n"); > > - return -EFAULT; > > - } > > - > > - if (dev_priv->ring.virtual_start != NULL) { > > - DRM_ERROR("called again without calling cleanup\n"); > > - return -EFAULT; > > - } > > - > > - if (!dev->agp || !dev->agp->base) { > > - DRM_ERROR("called with no agp memory available\n"); > > - return -EFAULT; > > - } > > - > > - if (dev_priv->chipset == VIA_DX9_0) { > > - DRM_ERROR("AGP DMA is not supported on this chip\n"); > > - return -EINVAL; > > - } > > - > > - dev_priv->ring.map.offset = dev->agp->base + init->offset; > > - dev_priv->ring.map.size = init->size; > > - dev_priv->ring.map.type = 0; > > - dev_priv->ring.map.flags = 0; > > - dev_priv->ring.map.mtrr = 0; > > - > > - drm_legacy_ioremap(&dev_priv->ring.map, dev); > > - > > - if (dev_priv->ring.map.handle == NULL) { > > - via_dma_cleanup(dev); > > - DRM_ERROR("can not ioremap virtual address for" > > - " ring buffer\n"); > > - return -ENOMEM; > > - } > > - > > - dev_priv->ring.virtual_start = dev_priv->ring.map.handle; > > - > > - dev_priv->dma_ptr = dev_priv->ring.virtual_start; > > - dev_priv->dma_low = 0; > > - dev_priv->dma_high = init->size; > > - dev_priv->dma_wrap = init->size; > > - dev_priv->dma_offset = init->offset; > > - dev_priv->last_pause_ptr = NULL; > > - dev_priv->hw_addr_ptr = > > - (volatile uint32_t *)((char *)dev_priv->mmio->handle + > > - init->reg_pause_addr); > > - > > - via_cmdbuf_start(dev_priv); > > - > > - return 0; > > -} > > - > > -static int via_dma_init(struct drm_device *dev, void *data, struct drm_file *file_priv) > > -{ > > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > > - drm_via_dma_init_t *init = data; > > - int retcode = 0; > > - > > - switch (init->func) { > > - case VIA_INIT_DMA: > > - if (!capable(CAP_SYS_ADMIN)) > > - retcode = -EPERM; > > - else > > - retcode = via_initialize(dev, dev_priv, init); > > - break; > > - case VIA_CLEANUP_DMA: > > - if (!capable(CAP_SYS_ADMIN)) > > - retcode = -EPERM; > > - else > > - retcode = via_dma_cleanup(dev); > > - break; > > - case VIA_DMA_INITIALIZED: > > - retcode = (dev_priv->ring.virtual_start != NULL) ? > > - 0 : -EFAULT; > > - break; > > - default: > > - retcode = -EINVAL; > > - break; > > - } > > - > > - return retcode; > > -} > > - > > -static int via_dispatch_cmdbuffer(struct drm_device *dev, drm_via_cmdbuffer_t *cmd) > > -{ > > - drm_via_private_t *dev_priv; > > - uint32_t *vb; > > - int ret; > > - > > - dev_priv = (drm_via_private_t *) dev->dev_private; > > - > > - if (dev_priv->ring.virtual_start == NULL) { > > - DRM_ERROR("called without initializing AGP ring buffer.\n"); > > - return -EFAULT; > > - } > > - > > - if (cmd->size > VIA_PCI_BUF_SIZE) > > - return -ENOMEM; > > - > > - if (copy_from_user(dev_priv->pci_buf, cmd->buf, cmd->size)) > > - return -EFAULT; > > - > > - /* > > - * Running this function on AGP memory is dead slow. Therefore > > - * we run it on a temporary cacheable system memory buffer and > > - * copy it to AGP memory when ready. > > - */ > > - > > - if ((ret = > > - via_verify_command_stream((uint32_t *) dev_priv->pci_buf, > > - cmd->size, dev, 1))) { > > - return ret; > > - } > > - > > - vb = via_check_dma(dev_priv, (cmd->size < 0x100) ? 0x102 : cmd->size); > > - if (vb == NULL) > > - return -EAGAIN; > > - > > - memcpy(vb, dev_priv->pci_buf, cmd->size); > > - > > - dev_priv->dma_low += cmd->size; > > - > > - /* > > - * Small submissions somehow stalls the CPU. (AGP cache effects?) > > - * pad to greater size. > > - */ > > - > > - if (cmd->size < 0x100) > > - via_pad_cache(dev_priv, (0x100 - cmd->size) >> 3); > > - via_cmdbuf_pause(dev_priv); > > - > > - return 0; > > -} > > - > > -int via_driver_dma_quiescent(struct drm_device *dev) > > -{ > > - drm_via_private_t *dev_priv = dev->dev_private; > > - > > - if (!via_wait_idle(dev_priv)) > > - return -EBUSY; > > - return 0; > > -} > > - > > -static int via_flush_ioctl(struct drm_device *dev, void *data, struct drm_file *file_priv) > > -{ > > - > > - LOCK_TEST_WITH_RETURN(dev, file_priv); > > - > > - return via_driver_dma_quiescent(dev); > > -} > > - > > -static int via_cmdbuffer(struct drm_device *dev, void *data, struct drm_file *file_priv) > > -{ > > - drm_via_cmdbuffer_t *cmdbuf = data; > > - int ret; > > - > > - LOCK_TEST_WITH_RETURN(dev, file_priv); > > - > > - DRM_DEBUG("buf %p size %lu\n", cmdbuf->buf, cmdbuf->size); > > - > > - ret = via_dispatch_cmdbuffer(dev, cmdbuf); > > - return ret; > > -} > > - > > -static int via_dispatch_pci_cmdbuffer(struct drm_device *dev, > > - drm_via_cmdbuffer_t *cmd) > > -{ > > - drm_via_private_t *dev_priv = dev->dev_private; > > - int ret; > > - > > - if (cmd->size > VIA_PCI_BUF_SIZE) > > - return -ENOMEM; > > - if (copy_from_user(dev_priv->pci_buf, cmd->buf, cmd->size)) > > - return -EFAULT; > > - > > - if ((ret = > > - via_verify_command_stream((uint32_t *) dev_priv->pci_buf, > > - cmd->size, dev, 0))) { > > - return ret; > > - } > > - > > - ret = > > - via_parse_command_stream(dev, (const uint32_t *)dev_priv->pci_buf, > > - cmd->size); > > - return ret; > > -} > > - > > -static int via_pci_cmdbuffer(struct drm_device *dev, void *data, struct drm_file *file_priv) > > -{ > > - drm_via_cmdbuffer_t *cmdbuf = data; > > - int ret; > > - > > - LOCK_TEST_WITH_RETURN(dev, file_priv); > > - > > - DRM_DEBUG("buf %p size %lu\n", cmdbuf->buf, cmdbuf->size); > > - > > - ret = via_dispatch_pci_cmdbuffer(dev, cmdbuf); > > - return ret; > > -} > > - > > -static inline uint32_t *via_align_buffer(drm_via_private_t *dev_priv, > > - uint32_t * vb, int qw_count) > > -{ > > - for (; qw_count > 0; --qw_count) > > - VIA_OUT_RING_QW(HC_DUMMY, HC_DUMMY); > > - return vb; > > -} > > - > > -/* > > - * This function is used internally by ring buffer management code. > > - * > > - * Returns virtual pointer to ring buffer. > > - */ > > -static inline uint32_t *via_get_dma(drm_via_private_t *dev_priv) > > -{ > > - return (uint32_t *) (dev_priv->dma_ptr + dev_priv->dma_low); > > -} > > - > > -/* > > - * Hooks a segment of data into the tail of the ring-buffer by > > - * modifying the pause address stored in the buffer itself. If > > - * the regulator has already paused, restart it. > > - */ > > -static int via_hook_segment(drm_via_private_t *dev_priv, > > - uint32_t pause_addr_hi, uint32_t pause_addr_lo, > > - int no_pci_fire) > > -{ > > - int paused, count; > > - volatile uint32_t *paused_at = dev_priv->last_pause_ptr; > > - uint32_t reader, ptr; > > - uint32_t diff; > > - > > - paused = 0; > > - via_flush_write_combine(); > > - (void) *(volatile uint32_t *)(via_get_dma(dev_priv) - 1); > > - > > - *paused_at = pause_addr_lo; > > - via_flush_write_combine(); > > - (void) *paused_at; > > - > > - reader = *(dev_priv->hw_addr_ptr); > > - ptr = ((volatile char *)paused_at - dev_priv->dma_ptr) + > > - dev_priv->dma_offset + (uint32_t) dev_priv->agpAddr + 4; > > - > > - dev_priv->last_pause_ptr = via_get_dma(dev_priv) - 1; > > - > > - /* > > - * If there is a possibility that the command reader will > > - * miss the new pause address and pause on the old one, > > - * In that case we need to program the new start address > > - * using PCI. > > - */ > > - > > - diff = (uint32_t) (ptr - reader) - dev_priv->dma_diff; > > - count = 10000000; > > - while (diff == 0 && count--) { > > - paused = (via_read(dev_priv, 0x41c) & 0x80000000); > > - if (paused) > > - break; > > - reader = *(dev_priv->hw_addr_ptr); > > - diff = (uint32_t) (ptr - reader) - dev_priv->dma_diff; > > - } > > - > > - paused = via_read(dev_priv, 0x41c) & 0x80000000; > > - > > - if (paused && !no_pci_fire) { > > - reader = *(dev_priv->hw_addr_ptr); > > - diff = (uint32_t) (ptr - reader) - dev_priv->dma_diff; > > - diff &= (dev_priv->dma_high - 1); > > - if (diff != 0 && diff < (dev_priv->dma_high >> 1)) { > > - DRM_ERROR("Paused at incorrect address. " > > - "0x%08x, 0x%08x 0x%08x\n", > > - ptr, reader, dev_priv->dma_diff); > > - } else if (diff == 0) { > > - /* > > - * There is a concern that these writes may stall the PCI bus > > - * if the GPU is not idle. However, idling the GPU first > > - * doesn't make a difference. > > - */ > > - > > - via_write(dev_priv, VIA_REG_TRANSET, (HC_ParaType_PreCR << 16)); > > - via_write(dev_priv, VIA_REG_TRANSPACE, pause_addr_hi); > > - via_write(dev_priv, VIA_REG_TRANSPACE, pause_addr_lo); > > - via_read(dev_priv, VIA_REG_TRANSPACE); > > - } > > - } > > - return paused; > > -} > > - > > -static int via_wait_idle(drm_via_private_t *dev_priv) > > -{ > > - int count = 10000000; > > - > > - while (!(via_read(dev_priv, VIA_REG_STATUS) & VIA_VR_QUEUE_BUSY) && --count) > > - ; > > - > > - while (count && (via_read(dev_priv, VIA_REG_STATUS) & > > - (VIA_CMD_RGTR_BUSY | VIA_2D_ENG_BUSY | > > - VIA_3D_ENG_BUSY))) > > - --count; > > - return count; > > -} > > - > > -static uint32_t *via_align_cmd(drm_via_private_t *dev_priv, uint32_t cmd_type, > > - uint32_t addr, uint32_t *cmd_addr_hi, > > - uint32_t *cmd_addr_lo, int skip_wait) > > -{ > > - uint32_t agp_base; > > - uint32_t cmd_addr, addr_lo, addr_hi; > > - uint32_t *vb; > > - uint32_t qw_pad_count; > > - > > - if (!skip_wait) > > - via_cmdbuf_wait(dev_priv, 2 * CMDBUF_ALIGNMENT_SIZE); > > - > > - vb = via_get_dma(dev_priv); > > - VIA_OUT_RING_QW(HC_HEADER2 | ((VIA_REG_TRANSET >> 2) << 12) | > > - (VIA_REG_TRANSPACE >> 2), HC_ParaType_PreCR << 16); > > - agp_base = dev_priv->dma_offset + (uint32_t) dev_priv->agpAddr; > > - qw_pad_count = (CMDBUF_ALIGNMENT_SIZE >> 3) - > > - ((dev_priv->dma_low & CMDBUF_ALIGNMENT_MASK) >> 3); > > - > > - cmd_addr = (addr) ? addr : > > - agp_base + dev_priv->dma_low - 8 + (qw_pad_count << 3); > > - addr_lo = ((HC_SubA_HAGPBpL << 24) | (cmd_type & HC_HAGPBpID_MASK) | > > - (cmd_addr & HC_HAGPBpL_MASK)); > > - addr_hi = ((HC_SubA_HAGPBpH << 24) | (cmd_addr >> 24)); > > - > > - vb = via_align_buffer(dev_priv, vb, qw_pad_count - 1); > > - VIA_OUT_RING_QW(*cmd_addr_hi = addr_hi, *cmd_addr_lo = addr_lo); > > - return vb; > > -} > > - > > -static void via_cmdbuf_start(drm_via_private_t *dev_priv) > > -{ > > - uint32_t pause_addr_lo, pause_addr_hi; > > - uint32_t start_addr, start_addr_lo; > > - uint32_t end_addr, end_addr_lo; > > - uint32_t command; > > - uint32_t agp_base; > > - uint32_t ptr; > > - uint32_t reader; > > - int count; > > - > > - dev_priv->dma_low = 0; > > - > > - agp_base = dev_priv->dma_offset + (uint32_t) dev_priv->agpAddr; > > - start_addr = agp_base; > > - end_addr = agp_base + dev_priv->dma_high; > > - > > - start_addr_lo = ((HC_SubA_HAGPBstL << 24) | (start_addr & 0xFFFFFF)); > > - end_addr_lo = ((HC_SubA_HAGPBendL << 24) | (end_addr & 0xFFFFFF)); > > - command = ((HC_SubA_HAGPCMNT << 24) | (start_addr >> 24) | > > - ((end_addr & 0xff000000) >> 16)); > > - > > - dev_priv->last_pause_ptr = > > - via_align_cmd(dev_priv, HC_HAGPBpID_PAUSE, 0, > > - &pause_addr_hi, &pause_addr_lo, 1) - 1; > > - > > - via_flush_write_combine(); > > - (void) *(volatile uint32_t *)dev_priv->last_pause_ptr; > > - > > - via_write(dev_priv, VIA_REG_TRANSET, (HC_ParaType_PreCR << 16)); > > - via_write(dev_priv, VIA_REG_TRANSPACE, command); > > - via_write(dev_priv, VIA_REG_TRANSPACE, start_addr_lo); > > - via_write(dev_priv, VIA_REG_TRANSPACE, end_addr_lo); > > - > > - via_write(dev_priv, VIA_REG_TRANSPACE, pause_addr_hi); > > - via_write(dev_priv, VIA_REG_TRANSPACE, pause_addr_lo); > > - wmb(); > > - via_write(dev_priv, VIA_REG_TRANSPACE, command | HC_HAGPCMNT_MASK); > > - via_read(dev_priv, VIA_REG_TRANSPACE); > > - > > - dev_priv->dma_diff = 0; > > - > > - count = 10000000; > > - while (!(via_read(dev_priv, 0x41c) & 0x80000000) && count--); > > - > > - reader = *(dev_priv->hw_addr_ptr); > > - ptr = ((volatile char *)dev_priv->last_pause_ptr - dev_priv->dma_ptr) + > > - dev_priv->dma_offset + (uint32_t) dev_priv->agpAddr + 4; > > - > > - /* > > - * This is the difference between where we tell the > > - * command reader to pause and where it actually pauses. > > - * This differs between hw implementation so we need to > > - * detect it. > > - */ > > - > > - dev_priv->dma_diff = ptr - reader; > > -} > > - > > -static void via_pad_cache(drm_via_private_t *dev_priv, int qwords) > > -{ > > - uint32_t *vb; > > - > > - via_cmdbuf_wait(dev_priv, qwords + 2); > > - vb = via_get_dma(dev_priv); > > - VIA_OUT_RING_QW(HC_HEADER2, HC_ParaType_NotTex << 16); > > - via_align_buffer(dev_priv, vb, qwords); > > -} > > - > > -static inline void via_dummy_bitblt(drm_via_private_t *dev_priv) > > -{ > > - uint32_t *vb = via_get_dma(dev_priv); > > - SetReg2DAGP(0x0C, (0 | (0 << 16))); > > - SetReg2DAGP(0x10, 0 | (0 << 16)); > > - SetReg2DAGP(0x0, 0x1 | 0x2000 | 0xAA000000); > > -} > > - > > -static void via_cmdbuf_jump(drm_via_private_t *dev_priv) > > -{ > > - uint32_t pause_addr_lo, pause_addr_hi; > > - uint32_t jump_addr_lo, jump_addr_hi; > > - volatile uint32_t *last_pause_ptr; > > - uint32_t dma_low_save1, dma_low_save2; > > - > > - via_align_cmd(dev_priv, HC_HAGPBpID_JUMP, 0, &jump_addr_hi, > > - &jump_addr_lo, 0); > > - > > - dev_priv->dma_wrap = dev_priv->dma_low; > > - > > - /* > > - * Wrap command buffer to the beginning. > > - */ > > - > > - dev_priv->dma_low = 0; > > - if (via_cmdbuf_wait(dev_priv, CMDBUF_ALIGNMENT_SIZE) != 0) > > - DRM_ERROR("via_cmdbuf_jump failed\n"); > > - > > - via_dummy_bitblt(dev_priv); > > - via_dummy_bitblt(dev_priv); > > - > > - last_pause_ptr = > > - via_align_cmd(dev_priv, HC_HAGPBpID_PAUSE, 0, &pause_addr_hi, > > - &pause_addr_lo, 0) - 1; > > - via_align_cmd(dev_priv, HC_HAGPBpID_PAUSE, 0, &pause_addr_hi, > > - &pause_addr_lo, 0); > > - > > - *last_pause_ptr = pause_addr_lo; > > - dma_low_save1 = dev_priv->dma_low; > > - > > - /* > > - * Now, set a trap that will pause the regulator if it tries to rerun the old > > - * command buffer. (Which may happen if via_hook_segment detecs a command regulator pause > > - * and reissues the jump command over PCI, while the regulator has already taken the jump > > - * and actually paused at the current buffer end). > > - * There appears to be no other way to detect this condition, since the hw_addr_pointer > > - * does not seem to get updated immediately when a jump occurs. > > - */ > > - > > - last_pause_ptr = > > - via_align_cmd(dev_priv, HC_HAGPBpID_PAUSE, 0, &pause_addr_hi, > > - &pause_addr_lo, 0) - 1; > > - via_align_cmd(dev_priv, HC_HAGPBpID_PAUSE, 0, &pause_addr_hi, > > - &pause_addr_lo, 0); > > - *last_pause_ptr = pause_addr_lo; > > - > > - dma_low_save2 = dev_priv->dma_low; > > - dev_priv->dma_low = dma_low_save1; > > - via_hook_segment(dev_priv, jump_addr_hi, jump_addr_lo, 0); > > - dev_priv->dma_low = dma_low_save2; > > - via_hook_segment(dev_priv, pause_addr_hi, pause_addr_lo, 0); > > -} > > - > > - > > -static void via_cmdbuf_rewind(drm_via_private_t *dev_priv) > > -{ > > - via_cmdbuf_jump(dev_priv); > > -} > > - > > -static void via_cmdbuf_flush(drm_via_private_t *dev_priv, uint32_t cmd_type) > > -{ > > - uint32_t pause_addr_lo, pause_addr_hi; > > - > > - via_align_cmd(dev_priv, cmd_type, 0, &pause_addr_hi, &pause_addr_lo, 0); > > - via_hook_segment(dev_priv, pause_addr_hi, pause_addr_lo, 0); > > -} > > - > > -static void via_cmdbuf_pause(drm_via_private_t *dev_priv) > > -{ > > - via_cmdbuf_flush(dev_priv, HC_HAGPBpID_PAUSE); > > -} > > - > > -static void via_cmdbuf_reset(drm_via_private_t *dev_priv) > > -{ > > - via_cmdbuf_flush(dev_priv, HC_HAGPBpID_STOP); > > - via_wait_idle(dev_priv); > > -} > > - > > -/* > > - * User interface to the space and lag functions. > > - */ > > - > > -static int via_cmdbuf_size(struct drm_device *dev, void *data, struct drm_file *file_priv) > > -{ > > - drm_via_cmdbuf_size_t *d_siz = data; > > - int ret = 0; > > - uint32_t tmp_size, count; > > - drm_via_private_t *dev_priv; > > - > > - DRM_DEBUG("\n"); > > - LOCK_TEST_WITH_RETURN(dev, file_priv); > > - > > - dev_priv = (drm_via_private_t *) dev->dev_private; > > - > > - if (dev_priv->ring.virtual_start == NULL) { > > - DRM_ERROR("called without initializing AGP ring buffer.\n"); > > - return -EFAULT; > > - } > > - > > - count = 1000000; > > - tmp_size = d_siz->size; > > - switch (d_siz->func) { > > - case VIA_CMDBUF_SPACE: > > - while (((tmp_size = via_cmdbuf_space(dev_priv)) < d_siz->size) > > - && --count) { > > - if (!d_siz->wait) > > - break; > > - } > > - if (!count) { > > - DRM_ERROR("VIA_CMDBUF_SPACE timed out.\n"); > > - ret = -EAGAIN; > > - } > > - break; > > - case VIA_CMDBUF_LAG: > > - while (((tmp_size = via_cmdbuf_lag(dev_priv)) > d_siz->size) > > - && --count) { > > - if (!d_siz->wait) > > - break; > > - } > > - if (!count) { > > - DRM_ERROR("VIA_CMDBUF_LAG timed out.\n"); > > - ret = -EAGAIN; > > - } > > - break; > > - default: > > - ret = -EFAULT; > > - } > > - d_siz->size = tmp_size; > > - > > - return ret; > > -} > > - > > -const struct drm_ioctl_desc via_ioctls[] = { > > - DRM_IOCTL_DEF_DRV(VIA_ALLOCMEM, via_mem_alloc, DRM_AUTH), > > - DRM_IOCTL_DEF_DRV(VIA_FREEMEM, via_mem_free, DRM_AUTH), > > - DRM_IOCTL_DEF_DRV(VIA_AGP_INIT, via_agp_init, DRM_AUTH|DRM_MASTER), > > - DRM_IOCTL_DEF_DRV(VIA_FB_INIT, via_fb_init, DRM_AUTH|DRM_MASTER), > > - DRM_IOCTL_DEF_DRV(VIA_MAP_INIT, via_map_init, DRM_AUTH|DRM_MASTER), > > - DRM_IOCTL_DEF_DRV(VIA_DEC_FUTEX, via_decoder_futex, DRM_AUTH), > > - DRM_IOCTL_DEF_DRV(VIA_DMA_INIT, via_dma_init, DRM_AUTH), > > - DRM_IOCTL_DEF_DRV(VIA_CMDBUFFER, via_cmdbuffer, DRM_AUTH), > > - DRM_IOCTL_DEF_DRV(VIA_FLUSH, via_flush_ioctl, DRM_AUTH), > > - DRM_IOCTL_DEF_DRV(VIA_PCICMD, via_pci_cmdbuffer, DRM_AUTH), > > - DRM_IOCTL_DEF_DRV(VIA_CMDBUF_SIZE, via_cmdbuf_size, DRM_AUTH), > > - DRM_IOCTL_DEF_DRV(VIA_WAIT_IRQ, via_wait_irq, DRM_AUTH), > > - DRM_IOCTL_DEF_DRV(VIA_DMA_BLIT, via_dma_blit, DRM_AUTH), > > - DRM_IOCTL_DEF_DRV(VIA_BLIT_SYNC, via_dma_blit_sync, DRM_AUTH) > > -}; > > - > > -int via_max_ioctl = ARRAY_SIZE(via_ioctls); > > diff --git a/drivers/gpu/drm/via/via_dmablit.c b/drivers/gpu/drm/via/via_dmablit.c > > deleted file mode 100644 > > index e016a4d62090..000000000000 > > --- a/drivers/gpu/drm/via/via_dmablit.c > > +++ /dev/null > > @@ -1,807 +0,0 @@ > > -/* via_dmablit.c -- PCI DMA BitBlt support for the VIA Unichrome/Pro > > - * > > - * Copyright (C) 2005 Thomas Hellstrom, All Rights Reserved. > > - * > > - * Permission is hereby granted, free of charge, to any person obtaining a > > - * copy of this software and associated documentation files (the "Software"), > > - * to deal in the Software without restriction, including without limitation > > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > > - * and/or sell copies of the Software, and to permit persons to whom the > > - * Software is furnished to do so, subject to the following conditions: > > - * > > - * The above copyright notice and this permission notice (including the > > - * next paragraph) shall be included in all copies or substantial portions > > - * of the Software. > > - * > > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > > - * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, > > - * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR > > - * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE > > - * USE OR OTHER DEALINGS IN THE SOFTWARE. > > - * > > - * Authors: > > - * Thomas Hellstrom. > > - * Partially based on code obtained from Digeo Inc. > > - */ > > - > > - > > -/* > > - * Unmaps the DMA mappings. > > - * FIXME: Is this a NoOp on x86? Also > > - * FIXME: What happens if this one is called and a pending blit has previously done > > - * the same DMA mappings? > > - */ > > - > > -#include <linux/pagemap.h> > > -#include <linux/pci.h> > > -#include <linux/slab.h> > > -#include <linux/vmalloc.h> > > - > > -#include <drm/drm_device.h> > > -#include <drm/via_drm.h> > > - > > -#include "via_dmablit.h" > > -#include "via_drv.h" > > - > > -#define VIA_PGDN(x) (((unsigned long)(x)) & PAGE_MASK) > > -#define VIA_PGOFF(x) (((unsigned long)(x)) & ~PAGE_MASK) > > -#define VIA_PFN(x) ((unsigned long)(x) >> PAGE_SHIFT) > > - > > -typedef struct _drm_via_descriptor { > > - uint32_t mem_addr; > > - uint32_t dev_addr; > > - uint32_t size; > > - uint32_t next; > > -} drm_via_descriptor_t; > > - > > - > > -/* > > - * Unmap a DMA mapping. > > - */ > > - > > - > > - > > -static void > > -via_unmap_blit_from_device(struct pci_dev *pdev, drm_via_sg_info_t *vsg) > > -{ > > - int num_desc = vsg->num_desc; > > - unsigned cur_descriptor_page = num_desc / vsg->descriptors_per_page; > > - unsigned descriptor_this_page = num_desc % vsg->descriptors_per_page; > > - drm_via_descriptor_t *desc_ptr = vsg->desc_pages[cur_descriptor_page] + > > - descriptor_this_page; > > - dma_addr_t next = vsg->chain_start; > > - > > - while (num_desc--) { > > - if (descriptor_this_page-- == 0) { > > - cur_descriptor_page--; > > - descriptor_this_page = vsg->descriptors_per_page - 1; > > - desc_ptr = vsg->desc_pages[cur_descriptor_page] + > > - descriptor_this_page; > > - } > > - dma_unmap_single(&pdev->dev, next, sizeof(*desc_ptr), DMA_TO_DEVICE); > > - dma_unmap_page(&pdev->dev, desc_ptr->mem_addr, desc_ptr->size, vsg->direction); > > - next = (dma_addr_t) desc_ptr->next; > > - desc_ptr--; > > - } > > -} > > - > > -/* > > - * If mode = 0, count how many descriptors are needed. > > - * If mode = 1, Map the DMA pages for the device, put together and map also the descriptors. > > - * Descriptors are run in reverse order by the hardware because we are not allowed to update the > > - * 'next' field without syncing calls when the descriptor is already mapped. > > - */ > > - > > -static void > > -via_map_blit_for_device(struct pci_dev *pdev, > > - const drm_via_dmablit_t *xfer, > > - drm_via_sg_info_t *vsg, > > - int mode) > > -{ > > - unsigned cur_descriptor_page = 0; > > - unsigned num_descriptors_this_page = 0; > > - unsigned char *mem_addr = xfer->mem_addr; > > - unsigned char *cur_mem; > > - unsigned char *first_addr = (unsigned char *)VIA_PGDN(mem_addr); > > - uint32_t fb_addr = xfer->fb_addr; > > - uint32_t cur_fb; > > - unsigned long line_len; > > - unsigned remaining_len; > > - int num_desc = 0; > > - int cur_line; > > - dma_addr_t next = 0 | VIA_DMA_DPR_EC; > > - drm_via_descriptor_t *desc_ptr = NULL; > > - > > - if (mode == 1) > > - desc_ptr = vsg->desc_pages[cur_descriptor_page]; > > - > > - for (cur_line = 0; cur_line < xfer->num_lines; ++cur_line) { > > - > > - line_len = xfer->line_length; > > - cur_fb = fb_addr; > > - cur_mem = mem_addr; > > - > > - while (line_len > 0) { > > - > > - remaining_len = min(PAGE_SIZE-VIA_PGOFF(cur_mem), line_len); > > - line_len -= remaining_len; > > - > > - if (mode == 1) { > > - desc_ptr->mem_addr = > > - dma_map_page(&pdev->dev, > > - vsg->pages[VIA_PFN(cur_mem) - > > - VIA_PFN(first_addr)], > > - VIA_PGOFF(cur_mem), remaining_len, > > - vsg->direction); > > - desc_ptr->dev_addr = cur_fb; > > - > > - desc_ptr->size = remaining_len; > > - desc_ptr->next = (uint32_t) next; > > - next = dma_map_single(&pdev->dev, desc_ptr, sizeof(*desc_ptr), > > - DMA_TO_DEVICE); > > - desc_ptr++; > > - if (++num_descriptors_this_page >= vsg->descriptors_per_page) { > > - num_descriptors_this_page = 0; > > - desc_ptr = vsg->desc_pages[++cur_descriptor_page]; > > - } > > - } > > - > > - num_desc++; > > - cur_mem += remaining_len; > > - cur_fb += remaining_len; > > - } > > - > > - mem_addr += xfer->mem_stride; > > - fb_addr += xfer->fb_stride; > > - } > > - > > - if (mode == 1) { > > - vsg->chain_start = next; > > - vsg->state = dr_via_device_mapped; > > - } > > - vsg->num_desc = num_desc; > > -} > > - > > -/* > > - * Function that frees up all resources for a blit. It is usable even if the > > - * blit info has only been partially built as long as the status enum is consistent > > - * with the actual status of the used resources. > > - */ > > - > > - > > -static void > > -via_free_sg_info(struct pci_dev *pdev, drm_via_sg_info_t *vsg) > > -{ > > - int i; > > - > > - switch (vsg->state) { > > - case dr_via_device_mapped: > > - via_unmap_blit_from_device(pdev, vsg); > > - fallthrough; > > - case dr_via_desc_pages_alloc: > > - for (i = 0; i < vsg->num_desc_pages; ++i) { > > - if (vsg->desc_pages[i] != NULL) > > - free_page((unsigned long)vsg->desc_pages[i]); > > - } > > - kfree(vsg->desc_pages); > > - fallthrough; > > - case dr_via_pages_locked: > > - unpin_user_pages_dirty_lock(vsg->pages, vsg->num_pages, > > - (vsg->direction == DMA_FROM_DEVICE)); > > - fallthrough; > > - case dr_via_pages_alloc: > > - vfree(vsg->pages); > > - fallthrough; > > - default: > > - vsg->state = dr_via_sg_init; > > - } > > - vfree(vsg->bounce_buffer); > > - vsg->bounce_buffer = NULL; > > - vsg->free_on_sequence = 0; > > -} > > - > > -/* > > - * Fire a blit engine. > > - */ > > - > > -static void > > -via_fire_dmablit(struct drm_device *dev, drm_via_sg_info_t *vsg, int engine) > > -{ > > - drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; > > - > > - via_write(dev_priv, VIA_PCI_DMA_MAR0 + engine*0x10, 0); > > - via_write(dev_priv, VIA_PCI_DMA_DAR0 + engine*0x10, 0); > > - via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_DD | VIA_DMA_CSR_TD | > > - VIA_DMA_CSR_DE); > > - via_write(dev_priv, VIA_PCI_DMA_MR0 + engine*0x04, VIA_DMA_MR_CM | VIA_DMA_MR_TDIE); > > - via_write(dev_priv, VIA_PCI_DMA_BCR0 + engine*0x10, 0); > > - via_write(dev_priv, VIA_PCI_DMA_DPR0 + engine*0x10, vsg->chain_start); > > - wmb(); > > - via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_DE | VIA_DMA_CSR_TS); > > - via_read(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04); > > -} > > - > > -/* > > - * Obtain a page pointer array and lock all pages into system memory. A segmentation violation will > > - * occur here if the calling user does not have access to the submitted address. > > - */ > > - > > -static int > > -via_lock_all_dma_pages(drm_via_sg_info_t *vsg, drm_via_dmablit_t *xfer) > > -{ > > - int ret; > > - unsigned long first_pfn = VIA_PFN(xfer->mem_addr); > > - vsg->num_pages = VIA_PFN(xfer->mem_addr + (xfer->num_lines * xfer->mem_stride - 1)) - > > - first_pfn + 1; > > - > > - vsg->pages = vzalloc(array_size(sizeof(struct page *), vsg->num_pages)); > > - if (NULL == vsg->pages) > > - return -ENOMEM; > > - ret = pin_user_pages_fast((unsigned long)xfer->mem_addr, > > - vsg->num_pages, > > - vsg->direction == DMA_FROM_DEVICE ? FOLL_WRITE : 0, > > - vsg->pages); > > - if (ret != vsg->num_pages) { > > - if (ret < 0) > > - return ret; > > - vsg->state = dr_via_pages_locked; > > - return -EINVAL; > > - } > > - vsg->state = dr_via_pages_locked; > > - DRM_DEBUG("DMA pages locked\n"); > > - return 0; > > -} > > - > > -/* > > - * Allocate DMA capable memory for the blit descriptor chain, and an array that keeps track of the > > - * pages we allocate. We don't want to use kmalloc for the descriptor chain because it may be > > - * quite large for some blits, and pages don't need to be contiguous. > > - */ > > - > > -static int > > -via_alloc_desc_pages(drm_via_sg_info_t *vsg) > > -{ > > - int i; > > - > > - vsg->descriptors_per_page = PAGE_SIZE / sizeof(drm_via_descriptor_t); > > - vsg->num_desc_pages = (vsg->num_desc + vsg->descriptors_per_page - 1) / > > - vsg->descriptors_per_page; > > - > > - if (NULL == (vsg->desc_pages = kcalloc(vsg->num_desc_pages, sizeof(void *), GFP_KERNEL))) > > - return -ENOMEM; > > - > > - vsg->state = dr_via_desc_pages_alloc; > > - for (i = 0; i < vsg->num_desc_pages; ++i) { > > - if (NULL == (vsg->desc_pages[i] = > > - (drm_via_descriptor_t *) __get_free_page(GFP_KERNEL))) > > - return -ENOMEM; > > - } > > - DRM_DEBUG("Allocated %d pages for %d descriptors.\n", vsg->num_desc_pages, > > - vsg->num_desc); > > - return 0; > > -} > > - > > -static void > > -via_abort_dmablit(struct drm_device *dev, int engine) > > -{ > > - drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; > > - > > - via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_TA); > > -} > > - > > -static void > > -via_dmablit_engine_off(struct drm_device *dev, int engine) > > -{ > > - drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; > > - > > - via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_TD | VIA_DMA_CSR_DD); > > -} > > - > > - > > - > > -/* > > - * The dmablit part of the IRQ handler. Trying to do only reasonably fast things here. > > - * The rest, like unmapping and freeing memory for done blits is done in a separate workqueue > > - * task. Basically the task of the interrupt handler is to submit a new blit to the engine, while > > - * the workqueue task takes care of processing associated with the old blit. > > - */ > > - > > -void > > -via_dmablit_handler(struct drm_device *dev, int engine, int from_irq) > > -{ > > - drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; > > - drm_via_blitq_t *blitq = dev_priv->blit_queues + engine; > > - int cur; > > - int done_transfer; > > - unsigned long irqsave = 0; > > - uint32_t status = 0; > > - > > - DRM_DEBUG("DMA blit handler called. engine = %d, from_irq = %d, blitq = 0x%lx\n", > > - engine, from_irq, (unsigned long) blitq); > > - > > - if (from_irq) > > - spin_lock(&blitq->blit_lock); > > - else > > - spin_lock_irqsave(&blitq->blit_lock, irqsave); > > - > > - done_transfer = blitq->is_active && > > - ((status = via_read(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04)) & VIA_DMA_CSR_TD); > > - done_transfer = done_transfer || (blitq->aborting && !(status & VIA_DMA_CSR_DE)); > > - > > - cur = blitq->cur; > > - if (done_transfer) { > > - > > - blitq->blits[cur]->aborted = blitq->aborting; > > - blitq->done_blit_handle++; > > - wake_up(blitq->blit_queue + cur); > > - > > - cur++; > > - if (cur >= VIA_NUM_BLIT_SLOTS) > > - cur = 0; > > - blitq->cur = cur; > > - > > - /* > > - * Clear transfer done flag. > > - */ > > - > > - via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_TD); > > - > > - blitq->is_active = 0; > > - blitq->aborting = 0; > > - schedule_work(&blitq->wq); > > - > > - } else if (blitq->is_active && time_after_eq(jiffies, blitq->end)) { > > - > > - /* > > - * Abort transfer after one second. > > - */ > > - > > - via_abort_dmablit(dev, engine); > > - blitq->aborting = 1; > > - blitq->end = jiffies + HZ; > > - } > > - > > - if (!blitq->is_active) { > > - if (blitq->num_outstanding) { > > - via_fire_dmablit(dev, blitq->blits[cur], engine); > > - blitq->is_active = 1; > > - blitq->cur = cur; > > - blitq->num_outstanding--; > > - blitq->end = jiffies + HZ; > > - if (!timer_pending(&blitq->poll_timer)) > > - mod_timer(&blitq->poll_timer, jiffies + 1); > > - } else { > > - if (timer_pending(&blitq->poll_timer)) > > - del_timer(&blitq->poll_timer); > > - via_dmablit_engine_off(dev, engine); > > - } > > - } > > - > > - if (from_irq) > > - spin_unlock(&blitq->blit_lock); > > - else > > - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); > > -} > > - > > - > > - > > -/* > > - * Check whether this blit is still active, performing necessary locking. > > - */ > > - > > -static int > > -via_dmablit_active(drm_via_blitq_t *blitq, int engine, uint32_t handle, wait_queue_head_t **queue) > > -{ > > - unsigned long irqsave; > > - uint32_t slot; > > - int active; > > - > > - spin_lock_irqsave(&blitq->blit_lock, irqsave); > > - > > - /* > > - * Allow for handle wraparounds. > > - */ > > - > > - active = ((blitq->done_blit_handle - handle) > (1 << 23)) && > > - ((blitq->cur_blit_handle - handle) <= (1 << 23)); > > - > > - if (queue && active) { > > - slot = handle - blitq->done_blit_handle + blitq->cur - 1; > > - if (slot >= VIA_NUM_BLIT_SLOTS) > > - slot -= VIA_NUM_BLIT_SLOTS; > > - *queue = blitq->blit_queue + slot; > > - } > > - > > - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); > > - > > - return active; > > -} > > - > > -/* > > - * Sync. Wait for at least three seconds for the blit to be performed. > > - */ > > - > > -static int > > -via_dmablit_sync(struct drm_device *dev, uint32_t handle, int engine) > > -{ > > - > > - drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; > > - drm_via_blitq_t *blitq = dev_priv->blit_queues + engine; > > - wait_queue_head_t *queue; > > - int ret = 0; > > - > > - if (via_dmablit_active(blitq, engine, handle, &queue)) { > > - VIA_WAIT_ON(ret, *queue, 3 * HZ, > > - !via_dmablit_active(blitq, engine, handle, NULL)); > > - } > > - DRM_DEBUG("DMA blit sync handle 0x%x engine %d returned %d\n", > > - handle, engine, ret); > > - > > - return ret; > > -} > > - > > - > > -/* > > - * A timer that regularly polls the blit engine in cases where we don't have interrupts: > > - * a) Broken hardware (typically those that don't have any video capture facility). > > - * b) Blit abort. The hardware doesn't send an interrupt when a blit is aborted. > > - * The timer and hardware IRQ's can and do work in parallel. If the hardware has > > - * irqs, it will shorten the latency somewhat. > > - */ > > - > > - > > - > > -static void > > -via_dmablit_timer(struct timer_list *t) > > -{ > > - drm_via_blitq_t *blitq = from_timer(blitq, t, poll_timer); > > - struct drm_device *dev = blitq->dev; > > - int engine = (int) > > - (blitq - ((drm_via_private_t *)dev->dev_private)->blit_queues); > > - > > - DRM_DEBUG("Polling timer called for engine %d, jiffies %lu\n", engine, > > - (unsigned long) jiffies); > > - > > - via_dmablit_handler(dev, engine, 0); > > - > > - if (!timer_pending(&blitq->poll_timer)) { > > - mod_timer(&blitq->poll_timer, jiffies + 1); > > - > > - /* > > - * Rerun handler to delete timer if engines are off, and > > - * to shorten abort latency. This is a little nasty. > > - */ > > - > > - via_dmablit_handler(dev, engine, 0); > > - > > - } > > -} > > - > > - > > - > > - > > -/* > > - * Workqueue task that frees data and mappings associated with a blit. > > - * Also wakes up waiting processes. Each of these tasks handles one > > - * blit engine only and may not be called on each interrupt. > > - */ > > - > > - > > -static void > > -via_dmablit_workqueue(struct work_struct *work) > > -{ > > - drm_via_blitq_t *blitq = container_of(work, drm_via_blitq_t, wq); > > - struct drm_device *dev = blitq->dev; > > - struct pci_dev *pdev = to_pci_dev(dev->dev); > > - unsigned long irqsave; > > - drm_via_sg_info_t *cur_sg; > > - int cur_released; > > - > > - > > - DRM_DEBUG("Workqueue task called for blit engine %ld\n", (unsigned long) > > - (blitq - ((drm_via_private_t *)dev->dev_private)->blit_queues)); > > - > > - spin_lock_irqsave(&blitq->blit_lock, irqsave); > > - > > - while (blitq->serviced != blitq->cur) { > > - > > - cur_released = blitq->serviced++; > > - > > - DRM_DEBUG("Releasing blit slot %d\n", cur_released); > > - > > - if (blitq->serviced >= VIA_NUM_BLIT_SLOTS) > > - blitq->serviced = 0; > > - > > - cur_sg = blitq->blits[cur_released]; > > - blitq->num_free++; > > - > > - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); > > - > > - wake_up(&blitq->busy_queue); > > - > > - via_free_sg_info(pdev, cur_sg); > > - kfree(cur_sg); > > - > > - spin_lock_irqsave(&blitq->blit_lock, irqsave); > > - } > > - > > - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); > > -} > > - > > - > > -/* > > - * Init all blit engines. Currently we use two, but some hardware have 4. > > - */ > > - > > - > > -void > > -via_init_dmablit(struct drm_device *dev) > > -{ > > - int i, j; > > - drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; > > - struct pci_dev *pdev = to_pci_dev(dev->dev); > > - drm_via_blitq_t *blitq; > > - > > - pci_set_master(pdev); > > - > > - for (i = 0; i < VIA_NUM_BLIT_ENGINES; ++i) { > > - blitq = dev_priv->blit_queues + i; > > - blitq->dev = dev; > > - blitq->cur_blit_handle = 0; > > - blitq->done_blit_handle = 0; > > - blitq->head = 0; > > - blitq->cur = 0; > > - blitq->serviced = 0; > > - blitq->num_free = VIA_NUM_BLIT_SLOTS - 1; > > - blitq->num_outstanding = 0; > > - blitq->is_active = 0; > > - blitq->aborting = 0; > > - spin_lock_init(&blitq->blit_lock); > > - for (j = 0; j < VIA_NUM_BLIT_SLOTS; ++j) > > - init_waitqueue_head(blitq->blit_queue + j); > > - init_waitqueue_head(&blitq->busy_queue); > > - INIT_WORK(&blitq->wq, via_dmablit_workqueue); > > - timer_setup(&blitq->poll_timer, via_dmablit_timer, 0); > > - } > > -} > > - > > -/* > > - * Build all info and do all mappings required for a blit. > > - */ > > - > > - > > -static int > > -via_build_sg_info(struct drm_device *dev, drm_via_sg_info_t *vsg, drm_via_dmablit_t *xfer) > > -{ > > - struct pci_dev *pdev = to_pci_dev(dev->dev); > > - int draw = xfer->to_fb; > > - int ret = 0; > > - > > - vsg->direction = (draw) ? DMA_TO_DEVICE : DMA_FROM_DEVICE; > > - vsg->bounce_buffer = NULL; > > - > > - vsg->state = dr_via_sg_init; > > - > > - if (xfer->num_lines <= 0 || xfer->line_length <= 0) { > > - DRM_ERROR("Zero size bitblt.\n"); > > - return -EINVAL; > > - } > > - > > - /* > > - * Below check is a driver limitation, not a hardware one. We > > - * don't want to lock unused pages, and don't want to incoporate the > > - * extra logic of avoiding them. Make sure there are no. > > - * (Not a big limitation anyway.) > > - */ > > - > > - if ((xfer->mem_stride - xfer->line_length) > 2*PAGE_SIZE) { > > - DRM_ERROR("Too large system memory stride. Stride: %d, " > > - "Length: %d\n", xfer->mem_stride, xfer->line_length); > > - return -EINVAL; > > - } > > - > > - if ((xfer->mem_stride == xfer->line_length) && > > - (xfer->fb_stride == xfer->line_length)) { > > - xfer->mem_stride *= xfer->num_lines; > > - xfer->line_length = xfer->mem_stride; > > - xfer->fb_stride = xfer->mem_stride; > > - xfer->num_lines = 1; > > - } > > - > > - /* > > - * Don't lock an arbitrary large number of pages, since that causes a > > - * DOS security hole. > > - */ > > - > > - if (xfer->num_lines > 2048 || (xfer->num_lines*xfer->mem_stride > (2048*2048*4))) { > > - DRM_ERROR("Too large PCI DMA bitblt.\n"); > > - return -EINVAL; > > - } > > - > > - /* > > - * we allow a negative fb stride to allow flipping of images in > > - * transfer. > > - */ > > - > > - if (xfer->mem_stride < xfer->line_length || > > - abs(xfer->fb_stride) < xfer->line_length) { > > - DRM_ERROR("Invalid frame-buffer / memory stride.\n"); > > - return -EINVAL; > > - } > > - > > - /* > > - * A hardware bug seems to be worked around if system memory addresses start on > > - * 16 byte boundaries. This seems a bit restrictive however. VIA is contacted > > - * about this. Meanwhile, impose the following restrictions: > > - */ > > - > > -#ifdef VIA_BUGFREE > > - if ((((unsigned long)xfer->mem_addr & 3) != ((unsigned long)xfer->fb_addr & 3)) || > > - ((xfer->num_lines > 1) && ((xfer->mem_stride & 3) != (xfer->fb_stride & 3)))) { > > - DRM_ERROR("Invalid DRM bitblt alignment.\n"); > > - return -EINVAL; > > - } > > -#else > > - if ((((unsigned long)xfer->mem_addr & 15) || > > - ((unsigned long)xfer->fb_addr & 3)) || > > - ((xfer->num_lines > 1) && > > - ((xfer->mem_stride & 15) || (xfer->fb_stride & 3)))) { > > - DRM_ERROR("Invalid DRM bitblt alignment.\n"); > > - return -EINVAL; > > - } > > -#endif > > - > > - if (0 != (ret = via_lock_all_dma_pages(vsg, xfer))) { > > - DRM_ERROR("Could not lock DMA pages.\n"); > > - via_free_sg_info(pdev, vsg); > > - return ret; > > - } > > - > > - via_map_blit_for_device(pdev, xfer, vsg, 0); > > - if (0 != (ret = via_alloc_desc_pages(vsg))) { > > - DRM_ERROR("Could not allocate DMA descriptor pages.\n"); > > - via_free_sg_info(pdev, vsg); > > - return ret; > > - } > > - via_map_blit_for_device(pdev, xfer, vsg, 1); > > - > > - return 0; > > -} > > - > > - > > -/* > > - * Reserve one free slot in the blit queue. Will wait for one second for one > > - * to become available. Otherwise -EBUSY is returned. > > - */ > > - > > -static int > > -via_dmablit_grab_slot(drm_via_blitq_t *blitq, int engine) > > -{ > > - int ret = 0; > > - unsigned long irqsave; > > - > > - DRM_DEBUG("Num free is %d\n", blitq->num_free); > > - spin_lock_irqsave(&blitq->blit_lock, irqsave); > > - while (blitq->num_free == 0) { > > - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); > > - > > - VIA_WAIT_ON(ret, blitq->busy_queue, HZ, blitq->num_free > 0); > > - if (ret) > > - return (-EINTR == ret) ? -EAGAIN : ret; > > - > > - spin_lock_irqsave(&blitq->blit_lock, irqsave); > > - } > > - > > - blitq->num_free--; > > - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); > > - > > - return 0; > > -} > > - > > -/* > > - * Hand back a free slot if we changed our mind. > > - */ > > - > > -static void > > -via_dmablit_release_slot(drm_via_blitq_t *blitq) > > -{ > > - unsigned long irqsave; > > - > > - spin_lock_irqsave(&blitq->blit_lock, irqsave); > > - blitq->num_free++; > > - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); > > - wake_up(&blitq->busy_queue); > > -} > > - > > -/* > > - * Grab a free slot. Build blit info and queue a blit. > > - */ > > - > > - > > -static int > > -via_dmablit(struct drm_device *dev, drm_via_dmablit_t *xfer) > > -{ > > - drm_via_private_t *dev_priv = (drm_via_private_t *)dev->dev_private; > > - drm_via_sg_info_t *vsg; > > - drm_via_blitq_t *blitq; > > - int ret; > > - int engine; > > - unsigned long irqsave; > > - > > - if (dev_priv == NULL) { > > - DRM_ERROR("Called without initialization.\n"); > > - return -EINVAL; > > - } > > - > > - engine = (xfer->to_fb) ? 0 : 1; > > - blitq = dev_priv->blit_queues + engine; > > - if (0 != (ret = via_dmablit_grab_slot(blitq, engine))) > > - return ret; > > - if (NULL == (vsg = kmalloc(sizeof(*vsg), GFP_KERNEL))) { > > - via_dmablit_release_slot(blitq); > > - return -ENOMEM; > > - } > > - if (0 != (ret = via_build_sg_info(dev, vsg, xfer))) { > > - via_dmablit_release_slot(blitq); > > - kfree(vsg); > > - return ret; > > - } > > - spin_lock_irqsave(&blitq->blit_lock, irqsave); > > - > > - blitq->blits[blitq->head++] = vsg; > > - if (blitq->head >= VIA_NUM_BLIT_SLOTS) > > - blitq->head = 0; > > - blitq->num_outstanding++; > > - xfer->sync.sync_handle = ++blitq->cur_blit_handle; > > - > > - spin_unlock_irqrestore(&blitq->blit_lock, irqsave); > > - xfer->sync.engine = engine; > > - > > - via_dmablit_handler(dev, engine, 0); > > - > > - return 0; > > -} > > - > > -/* > > - * Sync on a previously submitted blit. Note that the X server use signals extensively, and > > - * that there is a very big probability that this IOCTL will be interrupted by a signal. In that > > - * case it returns with -EAGAIN for the signal to be delivered. > > - * The caller should then reissue the IOCTL. This is similar to what is being done for drmGetLock(). > > - */ > > - > > -int > > -via_dma_blit_sync(struct drm_device *dev, void *data, struct drm_file *file_priv) > > -{ > > - drm_via_blitsync_t *sync = data; > > - int err; > > - > > - if (sync->engine >= VIA_NUM_BLIT_ENGINES) > > - return -EINVAL; > > - > > - err = via_dmablit_sync(dev, sync->sync_handle, sync->engine); > > - > > - if (-EINTR == err) > > - err = -EAGAIN; > > - > > - return err; > > -} > > - > > - > > -/* > > - * Queue a blit and hand back a handle to be used for sync. This IOCTL may be interrupted by a signal > > - * while waiting for a free slot in the blit queue. In that case it returns with -EAGAIN and should > > - * be reissued. See the above IOCTL code. > > - */ > > - > > -int > > -via_dma_blit(struct drm_device *dev, void *data, struct drm_file *file_priv) > > -{ > > - drm_via_dmablit_t *xfer = data; > > - int err; > > - > > - err = via_dmablit(dev, xfer); > > - > > - return err; > > -} > > diff --git a/drivers/gpu/drm/via/via_dmablit.h b/drivers/gpu/drm/via/via_dmablit.h > > deleted file mode 100644 > > index 9b662a327cef..000000000000 > > --- a/drivers/gpu/drm/via/via_dmablit.h > > +++ /dev/null > > @@ -1,140 +0,0 @@ > > -/* via_dmablit.h -- PCI DMA BitBlt support for the VIA Unichrome/Pro > > - * > > - * Copyright 2005 Thomas Hellstrom. > > - * All Rights Reserved. > > - * > > - * Permission is hereby granted, free of charge, to any person obtaining a > > - * copy of this software and associated documentation files (the "Software"), > > - * to deal in the Software without restriction, including without limitation > > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > > - * and/or sell copies of the Software, and to permit persons to whom the > > - * Software is furnished to do so, subject to the following conditions: > > - * > > - * The above copyright notice and this permission notice (including the > > - * next paragraph) shall be included in all copies or substantial portions > > - * of the Software. > > - * > > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > > - * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, > > - * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR > > - * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE > > - * USE OR OTHER DEALINGS IN THE SOFTWARE. > > - * > > - * Authors: > > - * Thomas Hellstrom. > > - * Register info from Digeo Inc. > > - */ > > - > > -#ifndef _VIA_DMABLIT_H > > -#define _VIA_DMABLIT_H > > - > > -#include <linux/dma-mapping.h> > > - > > -#define VIA_NUM_BLIT_ENGINES 2 > > -#define VIA_NUM_BLIT_SLOTS 8 > > - > > -struct _drm_via_descriptor; > > - > > -typedef struct _drm_via_sg_info { > > - struct page **pages; > > - unsigned long num_pages; > > - struct _drm_via_descriptor **desc_pages; > > - int num_desc_pages; > > - int num_desc; > > - enum dma_data_direction direction; > > - unsigned char *bounce_buffer; > > - dma_addr_t chain_start; > > - uint32_t free_on_sequence; > > - unsigned int descriptors_per_page; > > - int aborted; > > - enum { > > - dr_via_device_mapped, > > - dr_via_desc_pages_alloc, > > - dr_via_pages_locked, > > - dr_via_pages_alloc, > > - dr_via_sg_init > > - } state; > > -} drm_via_sg_info_t; > > - > > -typedef struct _drm_via_blitq { > > - struct drm_device *dev; > > - uint32_t cur_blit_handle; > > - uint32_t done_blit_handle; > > - unsigned serviced; > > - unsigned head; > > - unsigned cur; > > - unsigned num_free; > > - unsigned num_outstanding; > > - unsigned long end; > > - int aborting; > > - int is_active; > > - drm_via_sg_info_t *blits[VIA_NUM_BLIT_SLOTS]; > > - spinlock_t blit_lock; > > - wait_queue_head_t blit_queue[VIA_NUM_BLIT_SLOTS]; > > - wait_queue_head_t busy_queue; > > - struct work_struct wq; > > - struct timer_list poll_timer; > > -} drm_via_blitq_t; > > - > > - > > -/* > > - * PCI DMA Registers > > - * Channels 2 & 3 don't seem to be implemented in hardware. > > - */ > > - > > -#define VIA_PCI_DMA_MAR0 0xE40 /* Memory Address Register of Channel 0 */ > > -#define VIA_PCI_DMA_DAR0 0xE44 /* Device Address Register of Channel 0 */ > > -#define VIA_PCI_DMA_BCR0 0xE48 /* Byte Count Register of Channel 0 */ > > -#define VIA_PCI_DMA_DPR0 0xE4C /* Descriptor Pointer Register of Channel 0 */ > > - > > -#define VIA_PCI_DMA_MAR1 0xE50 /* Memory Address Register of Channel 1 */ > > -#define VIA_PCI_DMA_DAR1 0xE54 /* Device Address Register of Channel 1 */ > > -#define VIA_PCI_DMA_BCR1 0xE58 /* Byte Count Register of Channel 1 */ > > -#define VIA_PCI_DMA_DPR1 0xE5C /* Descriptor Pointer Register of Channel 1 */ > > - > > -#define VIA_PCI_DMA_MAR2 0xE60 /* Memory Address Register of Channel 2 */ > > -#define VIA_PCI_DMA_DAR2 0xE64 /* Device Address Register of Channel 2 */ > > -#define VIA_PCI_DMA_BCR2 0xE68 /* Byte Count Register of Channel 2 */ > > -#define VIA_PCI_DMA_DPR2 0xE6C /* Descriptor Pointer Register of Channel 2 */ > > - > > -#define VIA_PCI_DMA_MAR3 0xE70 /* Memory Address Register of Channel 3 */ > > -#define VIA_PCI_DMA_DAR3 0xE74 /* Device Address Register of Channel 3 */ > > -#define VIA_PCI_DMA_BCR3 0xE78 /* Byte Count Register of Channel 3 */ > > -#define VIA_PCI_DMA_DPR3 0xE7C /* Descriptor Pointer Register of Channel 3 */ > > - > > -#define VIA_PCI_DMA_MR0 0xE80 /* Mode Register of Channel 0 */ > > -#define VIA_PCI_DMA_MR1 0xE84 /* Mode Register of Channel 1 */ > > -#define VIA_PCI_DMA_MR2 0xE88 /* Mode Register of Channel 2 */ > > -#define VIA_PCI_DMA_MR3 0xE8C /* Mode Register of Channel 3 */ > > - > > -#define VIA_PCI_DMA_CSR0 0xE90 /* Command/Status Register of Channel 0 */ > > -#define VIA_PCI_DMA_CSR1 0xE94 /* Command/Status Register of Channel 1 */ > > -#define VIA_PCI_DMA_CSR2 0xE98 /* Command/Status Register of Channel 2 */ > > -#define VIA_PCI_DMA_CSR3 0xE9C /* Command/Status Register of Channel 3 */ > > - > > -#define VIA_PCI_DMA_PTR 0xEA0 /* Priority Type Register */ > > - > > -/* Define for DMA engine */ > > -/* DPR */ > > -#define VIA_DMA_DPR_EC (1<<1) /* end of chain */ > > -#define VIA_DMA_DPR_DDIE (1<<2) /* descriptor done interrupt enable */ > > -#define VIA_DMA_DPR_DT (1<<3) /* direction of transfer (RO) */ > > - > > -/* MR */ > > -#define VIA_DMA_MR_CM (1<<0) /* chaining mode */ > > -#define VIA_DMA_MR_TDIE (1<<1) /* transfer done interrupt enable */ > > -#define VIA_DMA_MR_HENDMACMD (1<<7) /* ? */ > > - > > -/* CSR */ > > -#define VIA_DMA_CSR_DE (1<<0) /* DMA enable */ > > -#define VIA_DMA_CSR_TS (1<<1) /* transfer start */ > > -#define VIA_DMA_CSR_TA (1<<2) /* transfer abort */ > > -#define VIA_DMA_CSR_TD (1<<3) /* transfer done */ > > -#define VIA_DMA_CSR_DD (1<<4) /* descriptor done */ > > -#define VIA_DMA_DPR_EC (1<<1) /* end of chain */ > > - > > - > > - > > -#endif > > diff --git a/drivers/gpu/drm/via/via_drv.c b/drivers/gpu/drm/via/via_drv.c > > deleted file mode 100644 > > index 5da38082821f..000000000000 > > --- a/drivers/gpu/drm/via/via_drv.c > > +++ /dev/null > > @@ -1,124 +0,0 @@ > > -/* > > - * Copyright 1998-2003 VIA Technologies, Inc. All Rights Reserved. > > - * Copyright 2001-2003 S3 Graphics, Inc. All Rights Reserved. > > - * > > - * Permission is hereby granted, free of charge, to any person obtaining a > > - * copy of this software and associated documentation files (the "Software"), > > - * to deal in the Software without restriction, including without limitation > > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > > - * and/or sell copies of the Software, and to permit persons to whom the > > - * Software is furnished to do so, subject to the following conditions: > > - * > > - * The above copyright notice and this permission notice (including the > > - * next paragraph) shall be included in all copies or substantial portions > > - * of the Software. > > - * > > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > > - * VIA, S3 GRAPHICS, AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR > > - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, > > - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER > > - * DEALINGS IN THE SOFTWARE. > > - */ > > - > > -#include <linux/module.h> > > -#include <linux/pci.h> > > - > > -#include <drm/drm_drv.h> > > -#include <drm/drm_file.h> > > -#include <drm/drm_pciids.h> > > -#include <drm/via_drm.h> > > - > > -#include "via_drv.h" > > - > > - > > -static int via_driver_open(struct drm_device *dev, struct drm_file *file) > > -{ > > - struct via_file_private *file_priv; > > - > > - DRM_DEBUG_DRIVER("\n"); > > - file_priv = kmalloc(sizeof(*file_priv), GFP_KERNEL); > > - if (!file_priv) > > - return -ENOMEM; > > - > > - file->driver_priv = file_priv; > > - > > - INIT_LIST_HEAD(&file_priv->obj_list); > > - > > - return 0; > > -} > > - > > -static void via_driver_postclose(struct drm_device *dev, struct drm_file *file) > > -{ > > - struct via_file_private *file_priv = file->driver_priv; > > - > > - kfree(file_priv); > > -} > > - > > -static struct pci_device_id pciidlist[] = { > > - viadrv_PCI_IDS > > -}; > > - > > -static const struct file_operations via_driver_fops = { > > - .owner = THIS_MODULE, > > - .open = drm_open, > > - .release = drm_release, > > - .unlocked_ioctl = drm_ioctl, > > - .mmap = drm_legacy_mmap, > > - .poll = drm_poll, > > - .compat_ioctl = drm_compat_ioctl, > > - .llseek = noop_llseek, > > -}; > > - > > -static struct drm_driver driver = { > > - .driver_features = > > - DRIVER_USE_AGP | DRIVER_HAVE_IRQ | DRIVER_LEGACY, > > - .load = via_driver_load, > > - .unload = via_driver_unload, > > - .open = via_driver_open, > > - .preclose = via_reclaim_buffers_locked, > > - .postclose = via_driver_postclose, > > - .context_dtor = via_final_context, > > - .get_vblank_counter = via_get_vblank_counter, > > - .enable_vblank = via_enable_vblank, > > - .disable_vblank = via_disable_vblank, > > - .irq_preinstall = via_driver_irq_preinstall, > > - .irq_postinstall = via_driver_irq_postinstall, > > - .irq_uninstall = via_driver_irq_uninstall, > > - .irq_handler = via_driver_irq_handler, > > - .dma_quiescent = via_driver_dma_quiescent, > > - .lastclose = via_lastclose, > > - .ioctls = via_ioctls, > > - .fops = &via_driver_fops, > > - .name = DRIVER_NAME, > > - .desc = DRIVER_DESC, > > - .date = DRIVER_DATE, > > - .major = DRIVER_MAJOR, > > - .minor = DRIVER_MINOR, > > - .patchlevel = DRIVER_PATCHLEVEL, > > -}; > > - > > -static struct pci_driver via_pci_driver = { > > - .name = DRIVER_NAME, > > - .id_table = pciidlist, > > -}; > > - > > -static int __init via_init(void) > > -{ > > - driver.num_ioctls = via_max_ioctl; > > - via_init_command_verifier(); > > - return drm_legacy_pci_init(&driver, &via_pci_driver); > > -} > > - > > -static void __exit via_exit(void) > > -{ > > - drm_legacy_pci_exit(&driver, &via_pci_driver); > > -} > > - > > -module_init(via_init); > > -module_exit(via_exit); > > - > > -MODULE_AUTHOR(DRIVER_AUTHOR); > > -MODULE_DESCRIPTION(DRIVER_DESC); > > -MODULE_LICENSE("GPL and additional rights"); > > diff --git a/drivers/gpu/drm/via/via_drv.h b/drivers/gpu/drm/via/via_drv.h > > deleted file mode 100644 > > index d5ad1b05bf77..000000000000 > > --- a/drivers/gpu/drm/via/via_drv.h > > +++ /dev/null > > @@ -1,229 +0,0 @@ > > -/* > > - * Copyright 1998-2003 VIA Technologies, Inc. All Rights Reserved. > > - * Copyright 2001-2003 S3 Graphics, Inc. All Rights Reserved. > > - * > > - * Permission is hereby granted, free of charge, to any person obtaining a > > - * copy of this software and associated documentation files (the "Software"), > > - * to deal in the Software without restriction, including without limitation > > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > > - * and/or sell copies of the Software, and to permit persons to whom the > > - * Software is furnished to do so, subject to the following conditions: > > - * > > - * The above copyright notice and this permission notice (including the > > - * next paragraph) shall be included in all copies or substantial portions > > - * of the Software. > > - * > > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > > - * VIA, S3 GRAPHICS, AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR > > - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, > > - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER > > - * DEALINGS IN THE SOFTWARE. > > - */ > > -#ifndef _VIA_DRV_H_ > > -#define _VIA_DRV_H_ > > - > > -#include <linux/irqreturn.h> > > -#include <linux/jiffies.h> > > -#include <linux/sched.h> > > -#include <linux/sched/signal.h> > > -#include <linux/wait.h> > > - > > -#include <drm/drm_ioctl.h> > > -#include <drm/drm_legacy.h> > > -#include <drm/drm_mm.h> > > -#include <drm/via_drm.h> > > - > > -#define DRIVER_AUTHOR "Various" > > - > > -#define DRIVER_NAME "via" > > -#define DRIVER_DESC "VIA Unichrome / Pro" > > -#define DRIVER_DATE "20070202" > > - > > -#define DRIVER_MAJOR 2 > > -#define DRIVER_MINOR 11 > > -#define DRIVER_PATCHLEVEL 1 > > - > > -#include "via_verifier.h" > > - > > -#include "via_dmablit.h" > > - > > -#define VIA_PCI_BUF_SIZE 60000 > > -#define VIA_FIRE_BUF_SIZE 1024 > > -#define VIA_NUM_IRQS 4 > > - > > -typedef struct drm_via_ring_buffer { > > - drm_local_map_t map; > > - char *virtual_start; > > -} drm_via_ring_buffer_t; > > - > > -typedef uint32_t maskarray_t[5]; > > - > > -typedef struct drm_via_irq { > > - atomic_t irq_received; > > - uint32_t pending_mask; > > - uint32_t enable_mask; > > - wait_queue_head_t irq_queue; > > -} drm_via_irq_t; > > - > > -typedef struct drm_via_private { > > - drm_via_sarea_t *sarea_priv; > > - drm_local_map_t *sarea; > > - drm_local_map_t *fb; > > - drm_local_map_t *mmio; > > - unsigned long agpAddr; > > - wait_queue_head_t decoder_queue[VIA_NR_XVMC_LOCKS]; > > - char *dma_ptr; > > - unsigned int dma_low; > > - unsigned int dma_high; > > - unsigned int dma_offset; > > - uint32_t dma_wrap; > > - volatile uint32_t *last_pause_ptr; > > - volatile uint32_t *hw_addr_ptr; > > - drm_via_ring_buffer_t ring; > > - ktime_t last_vblank; > > - int last_vblank_valid; > > - ktime_t nsec_per_vblank; > > - atomic_t vbl_received; > > - drm_via_state_t hc_state; > > - char pci_buf[VIA_PCI_BUF_SIZE]; > > - const uint32_t *fire_offsets[VIA_FIRE_BUF_SIZE]; > > - uint32_t num_fire_offsets; > > - int chipset; > > - drm_via_irq_t via_irqs[VIA_NUM_IRQS]; > > - unsigned num_irqs; > > - maskarray_t *irq_masks; > > - uint32_t irq_enable_mask; > > - uint32_t irq_pending_mask; > > - int *irq_map; > > - unsigned int idle_fault; > > - int vram_initialized; > > - struct drm_mm vram_mm; > > - int agp_initialized; > > - struct drm_mm agp_mm; > > - /** Mapping of userspace keys to mm objects */ > > - struct idr object_idr; > > - unsigned long vram_offset; > > - unsigned long agp_offset; > > - drm_via_blitq_t blit_queues[VIA_NUM_BLIT_ENGINES]; > > - uint32_t dma_diff; > > -} drm_via_private_t; > > - > > -struct via_file_private { > > - struct list_head obj_list; > > -}; > > - > > -enum via_family { > > - VIA_OTHER = 0, /* Baseline */ > > - VIA_PRO_GROUP_A, /* Another video engine and DMA commands */ > > - VIA_DX9_0 /* Same video as pro_group_a, but 3D is unsupported */ > > -}; > > - > > -/* VIA MMIO register access */ > > -static inline u32 via_read(struct drm_via_private *dev_priv, u32 reg) > > -{ > > - return readl((void __iomem *)(dev_priv->mmio->handle + reg)); > > -} > > - > > -static inline void via_write(struct drm_via_private *dev_priv, u32 reg, > > - u32 val) > > -{ > > - writel(val, (void __iomem *)(dev_priv->mmio->handle + reg)); > > -} > > - > > -static inline void via_write8(struct drm_via_private *dev_priv, u32 reg, > > - u32 val) > > -{ > > - writeb(val, (void __iomem *)(dev_priv->mmio->handle + reg)); > > -} > > - > > -static inline void via_write8_mask(struct drm_via_private *dev_priv, > > - u32 reg, u32 mask, u32 val) > > -{ > > - u32 tmp; > > - > > - tmp = readb((void __iomem *)(dev_priv->mmio->handle + reg)); > > - tmp = (tmp & ~mask) | (val & mask); > > - writeb(tmp, (void __iomem *)(dev_priv->mmio->handle + reg)); > > -} > > - > > -/* > > - * Poll in a loop waiting for 'contidition' to be true. > > - * Note: A direct replacement with wait_event_interruptible_timeout() > > - * will not work unless driver is updated to emit wake_up() > > - * in relevant places that can impact the 'condition' > > - * > > - * Returns: > > - * ret keeps current value if 'condition' becomes true > > - * ret = -BUSY if timeout happens > > - * ret = -EINTR if a signal interrupted the waiting period > > - */ > > -#define VIA_WAIT_ON( ret, queue, timeout, condition ) \ > > -do { \ > > - DECLARE_WAITQUEUE(entry, current); \ > > - unsigned long end = jiffies + (timeout); \ > > - add_wait_queue(&(queue), &entry); \ > > - \ > > - for (;;) { \ > > - __set_current_state(TASK_INTERRUPTIBLE); \ > > - if (condition) \ > > - break; \ > > - if (time_after_eq(jiffies, end)) { \ > > - ret = -EBUSY; \ > > - break; \ > > - } \ > > - schedule_timeout((HZ/100 > 1) ? HZ/100 : 1); \ > > - if (signal_pending(current)) { \ > > - ret = -EINTR; \ > > - break; \ > > - } \ > > - } \ > > - __set_current_state(TASK_RUNNING); \ > > - remove_wait_queue(&(queue), &entry); \ > > -} while (0) > > - > > -extern const struct drm_ioctl_desc via_ioctls[]; > > -extern int via_max_ioctl; > > - > > -extern int via_fb_init(struct drm_device *dev, void *data, struct drm_file *file_priv); > > -extern int via_mem_alloc(struct drm_device *dev, void *data, struct drm_file *file_priv); > > -extern int via_mem_free(struct drm_device *dev, void *data, struct drm_file *file_priv); > > -extern int via_agp_init(struct drm_device *dev, void *data, struct drm_file *file_priv); > > -extern int via_map_init(struct drm_device *dev, void *data, struct drm_file *file_priv); > > -extern int via_decoder_futex(struct drm_device *dev, void *data, struct drm_file *file_priv); > > -extern int via_wait_irq(struct drm_device *dev, void *data, struct drm_file *file_priv); > > -extern int via_dma_blit_sync(struct drm_device *dev, void *data, struct drm_file *file_priv); > > -extern int via_dma_blit(struct drm_device *dev, void *data, struct drm_file *file_priv); > > - > > -extern int via_driver_load(struct drm_device *dev, unsigned long chipset); > > -extern void via_driver_unload(struct drm_device *dev); > > - > > -extern int via_init_context(struct drm_device *dev, int context); > > -extern int via_final_context(struct drm_device *dev, int context); > > - > > -extern int via_do_cleanup_map(struct drm_device *dev); > > -extern u32 via_get_vblank_counter(struct drm_device *dev, unsigned int pipe); > > -extern int via_enable_vblank(struct drm_device *dev, unsigned int pipe); > > -extern void via_disable_vblank(struct drm_device *dev, unsigned int pipe); > > - > > -extern irqreturn_t via_driver_irq_handler(int irq, void *arg); > > -extern void via_driver_irq_preinstall(struct drm_device *dev); > > -extern int via_driver_irq_postinstall(struct drm_device *dev); > > -extern void via_driver_irq_uninstall(struct drm_device *dev); > > - > > -extern int via_dma_cleanup(struct drm_device *dev); > > -extern void via_init_command_verifier(void); > > -extern int via_driver_dma_quiescent(struct drm_device *dev); > > -extern void via_init_futex(drm_via_private_t *dev_priv); > > -extern void via_cleanup_futex(drm_via_private_t *dev_priv); > > -extern void via_release_futex(drm_via_private_t *dev_priv, int context); > > - > > -extern void via_reclaim_buffers_locked(struct drm_device *dev, > > - struct drm_file *file_priv); > > -extern void via_lastclose(struct drm_device *dev); > > - > > -extern void via_dmablit_handler(struct drm_device *dev, int engine, int from_irq); > > -extern void via_init_dmablit(struct drm_device *dev); > > - > > -#endif > > diff --git a/drivers/gpu/drm/via/via_irq.c b/drivers/gpu/drm/via/via_irq.c > > deleted file mode 100644 > > index faeae5d881fb..000000000000 > > --- a/drivers/gpu/drm/via/via_irq.c > > +++ /dev/null > > @@ -1,388 +0,0 @@ > > -/* via_irq.c > > - * > > - * Copyright 2004 BEAM Ltd. > > - * Copyright 2002 Tungsten Graphics, Inc. > > - * Copyright 2005 Thomas Hellstrom. > > - * All Rights Reserved. > > - * > > - * Permission is hereby granted, free of charge, to any person obtaining a > > - * copy of this software and associated documentation files (the "Software"), > > - * to deal in the Software without restriction, including without limitation > > - * the rights to use, copy, modify, merge, publish, distribute, sublicense, > > - * and/or sell copies of the Software, and to permit persons to whom the > > - * Software is furnished to do so, subject to the following conditions: > > - * > > - * The above copyright notice and this permission notice (including the next > > - * paragraph) shall be included in all copies or substantial portions of the > > - * Software. > > - * > > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > > - * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL > > - * BEAM LTD, TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, > > - * DAMAGES OR > > - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, > > - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER > > - * DEALINGS IN THE SOFTWARE. > > - * > > - * Authors: > > - * Terry Barnaby <terry1@beam.ltd.uk> > > - * Keith Whitwell <keith@tungstengraphics.com> > > - * Thomas Hellstrom <unichrome@shipmail.org> > > - * > > - * This code provides standard DRM access to the Via Unichrome / Pro Vertical blank > > - * interrupt, as well as an infrastructure to handle other interrupts of the chip. > > - * The refresh rate is also calculated for video playback sync purposes. > > - */ > > - > > -#include <drm/drm_device.h> > > -#include <drm/drm_vblank.h> > > -#include <drm/via_drm.h> > > - > > -#include "via_drv.h" > > - > > -#define VIA_REG_INTERRUPT 0x200 > > - > > -/* VIA_REG_INTERRUPT */ > > -#define VIA_IRQ_GLOBAL (1 << 31) > > -#define VIA_IRQ_VBLANK_ENABLE (1 << 19) > > -#define VIA_IRQ_VBLANK_PENDING (1 << 3) > > -#define VIA_IRQ_HQV0_ENABLE (1 << 11) > > -#define VIA_IRQ_HQV1_ENABLE (1 << 25) > > -#define VIA_IRQ_HQV0_PENDING (1 << 9) > > -#define VIA_IRQ_HQV1_PENDING (1 << 10) > > -#define VIA_IRQ_DMA0_DD_ENABLE (1 << 20) > > -#define VIA_IRQ_DMA0_TD_ENABLE (1 << 21) > > -#define VIA_IRQ_DMA1_DD_ENABLE (1 << 22) > > -#define VIA_IRQ_DMA1_TD_ENABLE (1 << 23) > > -#define VIA_IRQ_DMA0_DD_PENDING (1 << 4) > > -#define VIA_IRQ_DMA0_TD_PENDING (1 << 5) > > -#define VIA_IRQ_DMA1_DD_PENDING (1 << 6) > > -#define VIA_IRQ_DMA1_TD_PENDING (1 << 7) > > - > > - > > -/* > > - * Device-specific IRQs go here. This type might need to be extended with > > - * the register if there are multiple IRQ control registers. > > - * Currently we activate the HQV interrupts of Unichrome Pro group A. > > - */ > > - > > -static maskarray_t via_pro_group_a_irqs[] = { > > - {VIA_IRQ_HQV0_ENABLE, VIA_IRQ_HQV0_PENDING, 0x000003D0, 0x00008010, > > - 0x00000000 }, > > - {VIA_IRQ_HQV1_ENABLE, VIA_IRQ_HQV1_PENDING, 0x000013D0, 0x00008010, > > - 0x00000000 }, > > - {VIA_IRQ_DMA0_TD_ENABLE, VIA_IRQ_DMA0_TD_PENDING, VIA_PCI_DMA_CSR0, > > - VIA_DMA_CSR_TA | VIA_DMA_CSR_TD, 0x00000008}, > > - {VIA_IRQ_DMA1_TD_ENABLE, VIA_IRQ_DMA1_TD_PENDING, VIA_PCI_DMA_CSR1, > > - VIA_DMA_CSR_TA | VIA_DMA_CSR_TD, 0x00000008}, > > -}; > > -static int via_num_pro_group_a = ARRAY_SIZE(via_pro_group_a_irqs); > > -static int via_irqmap_pro_group_a[] = {0, 1, -1, 2, -1, 3}; > > - > > -static maskarray_t via_unichrome_irqs[] = { > > - {VIA_IRQ_DMA0_TD_ENABLE, VIA_IRQ_DMA0_TD_PENDING, VIA_PCI_DMA_CSR0, > > - VIA_DMA_CSR_TA | VIA_DMA_CSR_TD, 0x00000008}, > > - {VIA_IRQ_DMA1_TD_ENABLE, VIA_IRQ_DMA1_TD_PENDING, VIA_PCI_DMA_CSR1, > > - VIA_DMA_CSR_TA | VIA_DMA_CSR_TD, 0x00000008} > > -}; > > -static int via_num_unichrome = ARRAY_SIZE(via_unichrome_irqs); > > -static int via_irqmap_unichrome[] = {-1, -1, -1, 0, -1, 1}; > > - > > - > > -u32 via_get_vblank_counter(struct drm_device *dev, unsigned int pipe) > > -{ > > - drm_via_private_t *dev_priv = dev->dev_private; > > - > > - if (pipe != 0) > > - return 0; > > - > > - return atomic_read(&dev_priv->vbl_received); > > -} > > - > > -irqreturn_t via_driver_irq_handler(int irq, void *arg) > > -{ > > - struct drm_device *dev = (struct drm_device *) arg; > > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > > - u32 status; > > - int handled = 0; > > - ktime_t cur_vblank; > > - drm_via_irq_t *cur_irq = dev_priv->via_irqs; > > - int i; > > - > > - status = via_read(dev_priv, VIA_REG_INTERRUPT); > > - if (status & VIA_IRQ_VBLANK_PENDING) { > > - atomic_inc(&dev_priv->vbl_received); > > - if (!(atomic_read(&dev_priv->vbl_received) & 0x0F)) { > > - cur_vblank = ktime_get(); > > - if (dev_priv->last_vblank_valid) { > > - dev_priv->nsec_per_vblank = > > - ktime_sub(cur_vblank, > > - dev_priv->last_vblank) >> 4; > > - } > > - dev_priv->last_vblank = cur_vblank; > > - dev_priv->last_vblank_valid = 1; > > - } > > - if (!(atomic_read(&dev_priv->vbl_received) & 0xFF)) { > > - DRM_DEBUG("nsec per vblank is: %llu\n", > > - ktime_to_ns(dev_priv->nsec_per_vblank)); > > - } > > - drm_handle_vblank(dev, 0); > > - handled = 1; > > - } > > - > > - for (i = 0; i < dev_priv->num_irqs; ++i) { > > - if (status & cur_irq->pending_mask) { > > - atomic_inc(&cur_irq->irq_received); > > - wake_up(&cur_irq->irq_queue); > > - handled = 1; > > - if (dev_priv->irq_map[drm_via_irq_dma0_td] == i) > > - via_dmablit_handler(dev, 0, 1); > > - else if (dev_priv->irq_map[drm_via_irq_dma1_td] == i) > > - via_dmablit_handler(dev, 1, 1); > > - } > > - cur_irq++; > > - } > > - > > - /* Acknowledge interrupts */ > > - via_write(dev_priv, VIA_REG_INTERRUPT, status); > > - > > - > > - if (handled) > > - return IRQ_HANDLED; > > - else > > - return IRQ_NONE; > > -} > > - > > -static __inline__ void viadrv_acknowledge_irqs(drm_via_private_t *dev_priv) > > -{ > > - u32 status; > > - > > - if (dev_priv) { > > - /* Acknowledge interrupts */ > > - status = via_read(dev_priv, VIA_REG_INTERRUPT); > > - via_write(dev_priv, VIA_REG_INTERRUPT, status | > > - dev_priv->irq_pending_mask); > > - } > > -} > > - > > -int via_enable_vblank(struct drm_device *dev, unsigned int pipe) > > -{ > > - drm_via_private_t *dev_priv = dev->dev_private; > > - u32 status; > > - > > - if (pipe != 0) { > > - DRM_ERROR("%s: bad crtc %u\n", __func__, pipe); > > - return -EINVAL; > > - } > > - > > - status = via_read(dev_priv, VIA_REG_INTERRUPT); > > - via_write(dev_priv, VIA_REG_INTERRUPT, status | VIA_IRQ_VBLANK_ENABLE); > > - > > - via_write8(dev_priv, 0x83d4, 0x11); > > - via_write8_mask(dev_priv, 0x83d5, 0x30, 0x30); > > - > > - return 0; > > -} > > - > > -void via_disable_vblank(struct drm_device *dev, unsigned int pipe) > > -{ > > - drm_via_private_t *dev_priv = dev->dev_private; > > - u32 status; > > - > > - status = via_read(dev_priv, VIA_REG_INTERRUPT); > > - via_write(dev_priv, VIA_REG_INTERRUPT, status & ~VIA_IRQ_VBLANK_ENABLE); > > - > > - via_write8(dev_priv, 0x83d4, 0x11); > > - via_write8_mask(dev_priv, 0x83d5, 0x30, 0); > > - > > - if (pipe != 0) > > - DRM_ERROR("%s: bad crtc %u\n", __func__, pipe); > > -} > > - > > -static int > > -via_driver_irq_wait(struct drm_device *dev, unsigned int irq, int force_sequence, > > - unsigned int *sequence) > > -{ > > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > > - unsigned int cur_irq_sequence; > > - drm_via_irq_t *cur_irq; > > - int ret = 0; > > - maskarray_t *masks; > > - int real_irq; > > - > > - DRM_DEBUG("\n"); > > - > > - if (!dev_priv) { > > - DRM_ERROR("called with no initialization\n"); > > - return -EINVAL; > > - } > > - > > - if (irq >= drm_via_irq_num) { > > - DRM_ERROR("Trying to wait on unknown irq %d\n", irq); > > - return -EINVAL; > > - } > > - > > - real_irq = dev_priv->irq_map[irq]; > > - > > - if (real_irq < 0) { > > - DRM_ERROR("Video IRQ %d not available on this hardware.\n", > > - irq); > > - return -EINVAL; > > - } > > - > > - masks = dev_priv->irq_masks; > > - cur_irq = dev_priv->via_irqs + real_irq; > > - > > - if (masks[real_irq][2] && !force_sequence) { > > - VIA_WAIT_ON(ret, cur_irq->irq_queue, 3 * HZ, > > - ((via_read(dev_priv, masks[irq][2]) & masks[irq][3]) == > > - masks[irq][4])); > > - cur_irq_sequence = atomic_read(&cur_irq->irq_received); > > - } else { > > - VIA_WAIT_ON(ret, cur_irq->irq_queue, 3 * HZ, > > - (((cur_irq_sequence = > > - atomic_read(&cur_irq->irq_received)) - > > - *sequence) <= (1 << 23))); > > - } > > - *sequence = cur_irq_sequence; > > - return ret; > > -} > > - > > - > > -/* > > - * drm_dma.h hooks > > - */ > > - > > -void via_driver_irq_preinstall(struct drm_device *dev) > > -{ > > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > > - u32 status; > > - drm_via_irq_t *cur_irq; > > - int i; > > - > > - DRM_DEBUG("dev_priv: %p\n", dev_priv); > > - if (dev_priv) { > > - cur_irq = dev_priv->via_irqs; > > - > > - dev_priv->irq_enable_mask = VIA_IRQ_VBLANK_ENABLE; > > - dev_priv->irq_pending_mask = VIA_IRQ_VBLANK_PENDING; > > - > > - if (dev_priv->chipset == VIA_PRO_GROUP_A || > > - dev_priv->chipset == VIA_DX9_0) { > > - dev_priv->irq_masks = via_pro_group_a_irqs; > > - dev_priv->num_irqs = via_num_pro_group_a; > > - dev_priv->irq_map = via_irqmap_pro_group_a; > > - } else { > > - dev_priv->irq_masks = via_unichrome_irqs; > > - dev_priv->num_irqs = via_num_unichrome; > > - dev_priv->irq_map = via_irqmap_unichrome; > > - } > > - > > - for (i = 0; i < dev_priv->num_irqs; ++i) { > > - atomic_set(&cur_irq->irq_received, 0); > > - cur_irq->enable_mask = dev_priv->irq_masks[i][0]; > > - cur_irq->pending_mask = dev_priv->irq_masks[i][1]; > > - init_waitqueue_head(&cur_irq->irq_queue); > > - dev_priv->irq_enable_mask |= cur_irq->enable_mask; > > - dev_priv->irq_pending_mask |= cur_irq->pending_mask; > > - cur_irq++; > > - > > - DRM_DEBUG("Initializing IRQ %d\n", i); > > - } > > - > > - dev_priv->last_vblank_valid = 0; > > - > > - /* Clear VSync interrupt regs */ > > - status = via_read(dev_priv, VIA_REG_INTERRUPT); > > - via_write(dev_priv, VIA_REG_INTERRUPT, status & > > - ~(dev_priv->irq_enable_mask)); > > - > > - /* Clear bits if they're already high */ > > - viadrv_acknowledge_irqs(dev_priv); > > - } > > -} > > - > > -int via_driver_irq_postinstall(struct drm_device *dev) > > -{ > > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > > - u32 status; > > - > > - DRM_DEBUG("fun: %s\n", __func__); > > - if (!dev_priv) > > - return -EINVAL; > > - > > - status = via_read(dev_priv, VIA_REG_INTERRUPT); > > - via_write(dev_priv, VIA_REG_INTERRUPT, status | VIA_IRQ_GLOBAL > > - | dev_priv->irq_enable_mask); > > - > > - /* Some magic, oh for some data sheets ! */ > > - via_write8(dev_priv, 0x83d4, 0x11); > > - via_write8_mask(dev_priv, 0x83d5, 0x30, 0x30); > > - > > - return 0; > > -} > > - > > -void via_driver_irq_uninstall(struct drm_device *dev) > > -{ > > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > > - u32 status; > > - > > - DRM_DEBUG("\n"); > > - if (dev_priv) { > > - > > - /* Some more magic, oh for some data sheets ! */ > > - > > - via_write8(dev_priv, 0x83d4, 0x11); > > - via_write8_mask(dev_priv, 0x83d5, 0x30, 0); > > - > > - status = via_read(dev_priv, VIA_REG_INTERRUPT); > > - via_write(dev_priv, VIA_REG_INTERRUPT, status & > > - ~(VIA_IRQ_VBLANK_ENABLE | dev_priv->irq_enable_mask)); > > - } > > -} > > - > > -int via_wait_irq(struct drm_device *dev, void *data, struct drm_file *file_priv) > > -{ > > - drm_via_irqwait_t *irqwait = data; > > - struct timespec64 now; > > - int ret = 0; > > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > > - drm_via_irq_t *cur_irq = dev_priv->via_irqs; > > - int force_sequence; > > - > > - if (irqwait->request.irq >= dev_priv->num_irqs) { > > - DRM_ERROR("Trying to wait on unknown irq %d\n", > > - irqwait->request.irq); > > - return -EINVAL; > > - } > > - > > - cur_irq += irqwait->request.irq; > > - > > - switch (irqwait->request.type & ~VIA_IRQ_FLAGS_MASK) { > > - case VIA_IRQ_RELATIVE: > > - irqwait->request.sequence += > > - atomic_read(&cur_irq->irq_received); > > - irqwait->request.type &= ~_DRM_VBLANK_RELATIVE; > > - break; > > - case VIA_IRQ_ABSOLUTE: > > - break; > > - default: > > - return -EINVAL; > > - } > > - > > - if (irqwait->request.type & VIA_IRQ_SIGNAL) { > > - DRM_ERROR("Signals on Via IRQs not implemented yet.\n"); > > - return -EINVAL; > > - } > > - > > - force_sequence = (irqwait->request.type & VIA_IRQ_FORCE_SEQUENCE); > > - > > - ret = via_driver_irq_wait(dev, irqwait->request.irq, force_sequence, > > - &irqwait->request.sequence); > > - ktime_get_ts64(&now); > > - irqwait->reply.tval_sec = now.tv_sec; > > - irqwait->reply.tval_usec = now.tv_nsec / NSEC_PER_USEC; > > - > > - return ret; > > -} > > diff --git a/drivers/gpu/drm/via/via_map.c b/drivers/gpu/drm/via/via_map.c > > deleted file mode 100644 > > index a9f6b0c11966..000000000000 > > --- a/drivers/gpu/drm/via/via_map.c > > +++ /dev/null > > @@ -1,132 +0,0 @@ > > -/* > > - * Copyright 1998-2003 VIA Technologies, Inc. All Rights Reserved. > > - * Copyright 2001-2003 S3 Graphics, Inc. All Rights Reserved. > > - * > > - * Permission is hereby granted, free of charge, to any person obtaining a > > - * copy of this software and associated documentation files (the "Software"), > > - * to deal in the Software without restriction, including without limitation > > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > > - * and/or sell copies of the Software, and to permit persons to whom the > > - * Software is furnished to do so, subject to the following conditions: > > - * > > - * The above copyright notice and this permission notice (including the > > - * next paragraph) shall be included in all copies or substantial portions > > - * of the Software. > > - * > > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > > - * VIA, S3 GRAPHICS, AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR > > - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, > > - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER > > - * DEALINGS IN THE SOFTWARE. > > - */ > > - > > -#include <linux/pci.h> > > - > > -#include <drm/drm_device.h> > > -#include <drm/drm_vblank.h> > > -#include <drm/via_drm.h> > > - > > -#include "via_drv.h" > > - > > -static int via_do_init_map(struct drm_device *dev, drm_via_init_t *init) > > -{ > > - drm_via_private_t *dev_priv = dev->dev_private; > > - > > - DRM_DEBUG("\n"); > > - > > - dev_priv->sarea = drm_legacy_getsarea(dev); > > - if (!dev_priv->sarea) { > > - DRM_ERROR("could not find sarea!\n"); > > - dev->dev_private = (void *)dev_priv; > > - via_do_cleanup_map(dev); > > - return -EINVAL; > > - } > > - > > - dev_priv->fb = drm_legacy_findmap(dev, init->fb_offset); > > - if (!dev_priv->fb) { > > - DRM_ERROR("could not find framebuffer!\n"); > > - dev->dev_private = (void *)dev_priv; > > - via_do_cleanup_map(dev); > > - return -EINVAL; > > - } > > - dev_priv->mmio = drm_legacy_findmap(dev, init->mmio_offset); > > - if (!dev_priv->mmio) { > > - DRM_ERROR("could not find mmio region!\n"); > > - dev->dev_private = (void *)dev_priv; > > - via_do_cleanup_map(dev); > > - return -EINVAL; > > - } > > - > > - dev_priv->sarea_priv = > > - (drm_via_sarea_t *) ((u8 *) dev_priv->sarea->handle + > > - init->sarea_priv_offset); > > - > > - dev_priv->agpAddr = init->agpAddr; > > - > > - via_init_futex(dev_priv); > > - > > - via_init_dmablit(dev); > > - > > - dev->dev_private = (void *)dev_priv; > > - return 0; > > -} > > - > > -int via_do_cleanup_map(struct drm_device *dev) > > -{ > > - via_dma_cleanup(dev); > > - > > - return 0; > > -} > > - > > -int via_map_init(struct drm_device *dev, void *data, struct drm_file *file_priv) > > -{ > > - drm_via_init_t *init = data; > > - > > - DRM_DEBUG("\n"); > > - > > - switch (init->func) { > > - case VIA_INIT_MAP: > > - return via_do_init_map(dev, init); > > - case VIA_CLEANUP_MAP: > > - return via_do_cleanup_map(dev); > > - } > > - > > - return -EINVAL; > > -} > > - > > -int via_driver_load(struct drm_device *dev, unsigned long chipset) > > -{ > > - struct pci_dev *pdev = to_pci_dev(dev->dev); > > - drm_via_private_t *dev_priv; > > - int ret = 0; > > - > > - dev_priv = kzalloc(sizeof(drm_via_private_t), GFP_KERNEL); > > - if (dev_priv == NULL) > > - return -ENOMEM; > > - > > - idr_init(&dev_priv->object_idr); > > - dev->dev_private = (void *)dev_priv; > > - > > - dev_priv->chipset = chipset; > > - > > - pci_set_master(pdev); > > - > > - ret = drm_vblank_init(dev, 1); > > - if (ret) { > > - kfree(dev_priv); > > - return ret; > > - } > > - > > - return 0; > > -} > > - > > -void via_driver_unload(struct drm_device *dev) > > -{ > > - drm_via_private_t *dev_priv = dev->dev_private; > > - > > - idr_destroy(&dev_priv->object_idr); > > - > > - kfree(dev_priv); > > -} > > diff --git a/drivers/gpu/drm/via/via_mm.c b/drivers/gpu/drm/via/via_mm.c > > deleted file mode 100644 > > index c9afa1a51f23..000000000000 > > --- a/drivers/gpu/drm/via/via_mm.c > > +++ /dev/null > > @@ -1,241 +0,0 @@ > > -/* > > - * Copyright 2006 Tungsten Graphics Inc., Bismarck, ND., USA. > > - * All rights reserved. > > - * > > - * Permission is hereby granted, free of charge, to any person obtaining a > > - * copy of this software and associated documentation files (the "Software"), > > - * to deal in the Software without restriction, including without limitation > > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > > - * and/or sell copies of the Software, and to permit persons to whom the > > - * Software is furnished to do so, subject to the following conditions: > > - * > > - * The above copyright notice and this permission notice (including the > > - * next paragraph) shall be included in all copies or substantial portions > > - * of the Software. > > - * > > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > > - * THE AUTHORS OR COPYRIGHT HOLDERS AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM, > > - * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, > > - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER > > - * DEALINGS IN THE SOFTWARE. > > - */ > > -/* > > - * Authors: Thomas Hellström <thomas-at-tungstengraphics-dot-com> > > - */ > > - > > -#include <linux/slab.h> > > - > > -#include <drm/drm_device.h> > > -#include <drm/drm_file.h> > > -#include <drm/via_drm.h> > > - > > -#include "via_drv.h" > > - > > -#define VIA_MM_ALIGN_SHIFT 4 > > -#define VIA_MM_ALIGN_MASK ((1 << VIA_MM_ALIGN_SHIFT) - 1) > > - > > -struct via_memblock { > > - struct drm_mm_node mm_node; > > - struct list_head owner_list; > > -}; > > - > > -int via_agp_init(struct drm_device *dev, void *data, struct drm_file *file_priv) > > -{ > > - drm_via_agp_t *agp = data; > > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > > - > > - mutex_lock(&dev->struct_mutex); > > - drm_mm_init(&dev_priv->agp_mm, 0, agp->size >> VIA_MM_ALIGN_SHIFT); > > - > > - dev_priv->agp_initialized = 1; > > - dev_priv->agp_offset = agp->offset; > > - mutex_unlock(&dev->struct_mutex); > > - > > - DRM_DEBUG("offset = %u, size = %u\n", agp->offset, agp->size); > > - return 0; > > -} > > - > > -int via_fb_init(struct drm_device *dev, void *data, struct drm_file *file_priv) > > -{ > > - drm_via_fb_t *fb = data; > > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > > - > > - mutex_lock(&dev->struct_mutex); > > - drm_mm_init(&dev_priv->vram_mm, 0, fb->size >> VIA_MM_ALIGN_SHIFT); > > - > > - dev_priv->vram_initialized = 1; > > - dev_priv->vram_offset = fb->offset; > > - > > - mutex_unlock(&dev->struct_mutex); > > - DRM_DEBUG("offset = %u, size = %u\n", fb->offset, fb->size); > > - > > - return 0; > > - > > -} > > - > > -int via_final_context(struct drm_device *dev, int context) > > -{ > > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > > - > > - via_release_futex(dev_priv, context); > > - > > - /* Linux specific until context tracking code gets ported to BSD */ > > - /* Last context, perform cleanup */ > > - if (list_is_singular(&dev->ctxlist)) { > > - DRM_DEBUG("Last Context\n"); > > - drm_legacy_irq_uninstall(dev); > > - via_cleanup_futex(dev_priv); > > - via_do_cleanup_map(dev); > > - } > > - return 1; > > -} > > - > > -void via_lastclose(struct drm_device *dev) > > -{ > > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > > - > > - if (!dev_priv) > > - return; > > - > > - mutex_lock(&dev->struct_mutex); > > - if (dev_priv->vram_initialized) { > > - drm_mm_takedown(&dev_priv->vram_mm); > > - dev_priv->vram_initialized = 0; > > - } > > - if (dev_priv->agp_initialized) { > > - drm_mm_takedown(&dev_priv->agp_mm); > > - dev_priv->agp_initialized = 0; > > - } > > - mutex_unlock(&dev->struct_mutex); > > -} > > - > > -int via_mem_alloc(struct drm_device *dev, void *data, > > - struct drm_file *file) > > -{ > > - drm_via_mem_t *mem = data; > > - int retval = 0, user_key; > > - struct via_memblock *item; > > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > > - struct via_file_private *file_priv = file->driver_priv; > > - unsigned long tmpSize; > > - > > - if (mem->type > VIA_MEM_AGP) { > > - DRM_ERROR("Unknown memory type allocation\n"); > > - return -EINVAL; > > - } > > - mutex_lock(&dev->struct_mutex); > > - if (0 == ((mem->type == VIA_MEM_VIDEO) ? dev_priv->vram_initialized : > > - dev_priv->agp_initialized)) { > > - mutex_unlock(&dev->struct_mutex); > > - DRM_ERROR > > - ("Attempt to allocate from uninitialized memory manager.\n"); > > - return -EINVAL; > > - } > > - > > - item = kzalloc(sizeof(*item), GFP_KERNEL); > > - if (!item) { > > - retval = -ENOMEM; > > - goto fail_alloc; > > - } > > - > > - tmpSize = (mem->size + VIA_MM_ALIGN_MASK) >> VIA_MM_ALIGN_SHIFT; > > - if (mem->type == VIA_MEM_AGP) > > - retval = drm_mm_insert_node(&dev_priv->agp_mm, > > - &item->mm_node, > > - tmpSize); > > - else > > - retval = drm_mm_insert_node(&dev_priv->vram_mm, > > - &item->mm_node, > > - tmpSize); > > - if (retval) > > - goto fail_alloc; > > - > > - retval = idr_alloc(&dev_priv->object_idr, item, 1, 0, GFP_KERNEL); > > - if (retval < 0) > > - goto fail_idr; > > - user_key = retval; > > - > > - list_add(&item->owner_list, &file_priv->obj_list); > > - mutex_unlock(&dev->struct_mutex); > > - > > - mem->offset = ((mem->type == VIA_MEM_VIDEO) ? > > - dev_priv->vram_offset : dev_priv->agp_offset) + > > - ((item->mm_node.start) << VIA_MM_ALIGN_SHIFT); > > - mem->index = user_key; > > - > > - return 0; > > - > > -fail_idr: > > - drm_mm_remove_node(&item->mm_node); > > -fail_alloc: > > - kfree(item); > > - mutex_unlock(&dev->struct_mutex); > > - > > - mem->offset = 0; > > - mem->size = 0; > > - mem->index = 0; > > - DRM_DEBUG("Video memory allocation failed\n"); > > - > > - return retval; > > -} > > - > > -int via_mem_free(struct drm_device *dev, void *data, struct drm_file *file_priv) > > -{ > > - drm_via_private_t *dev_priv = dev->dev_private; > > - drm_via_mem_t *mem = data; > > - struct via_memblock *obj; > > - > > - mutex_lock(&dev->struct_mutex); > > - obj = idr_find(&dev_priv->object_idr, mem->index); > > - if (obj == NULL) { > > - mutex_unlock(&dev->struct_mutex); > > - return -EINVAL; > > - } > > - > > - idr_remove(&dev_priv->object_idr, mem->index); > > - list_del(&obj->owner_list); > > - drm_mm_remove_node(&obj->mm_node); > > - kfree(obj); > > - mutex_unlock(&dev->struct_mutex); > > - > > - DRM_DEBUG("free = 0x%lx\n", mem->index); > > - > > - return 0; > > -} > > - > > - > > -void via_reclaim_buffers_locked(struct drm_device *dev, > > - struct drm_file *file) > > -{ > > - struct via_file_private *file_priv = file->driver_priv; > > - struct via_memblock *entry, *next; > > - > > - if (!(dev->master && file->master->lock.hw_lock)) > > - return; > > - > > - drm_legacy_idlelock_take(&file->master->lock); > > - > > - mutex_lock(&dev->struct_mutex); > > - if (list_empty(&file_priv->obj_list)) { > > - mutex_unlock(&dev->struct_mutex); > > - drm_legacy_idlelock_release(&file->master->lock); > > - > > - return; > > - } > > - > > - via_driver_dma_quiescent(dev); > > - > > - list_for_each_entry_safe(entry, next, &file_priv->obj_list, > > - owner_list) { > > - list_del(&entry->owner_list); > > - drm_mm_remove_node(&entry->mm_node); > > - kfree(entry); > > - } > > - mutex_unlock(&dev->struct_mutex); > > - > > - drm_legacy_idlelock_release(&file->master->lock); > > - > > - return; > > -} > > diff --git a/drivers/gpu/drm/via/via_verifier.c b/drivers/gpu/drm/via/via_verifier.c > > deleted file mode 100644 > > index 3d6e3a70f318..000000000000 > > --- a/drivers/gpu/drm/via/via_verifier.c > > +++ /dev/null > > @@ -1,1110 +0,0 @@ > > -/* > > - * Copyright 2004 The Unichrome Project. All Rights Reserved. > > - * Copyright 2005 Thomas Hellstrom. All Rights Reserved. > > - * > > - * Permission is hereby granted, free of charge, to any person obtaining a > > - * copy of this software and associated documentation files (the "Software"), > > - * to deal in the Software without restriction, including without limitation > > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > > - * and/or sell copies of the Software, and to permit persons to whom the > > - * Software is furnished to do so, subject to the following conditions: > > - * > > - * The above copyright notice and this permission notice (including the > > - * next paragraph) shall be included in all copies or substantial portions > > - * of the Software. > > - * > > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > > - * THE AUTHOR(S), AND/OR THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR > > - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, > > - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER > > - * DEALINGS IN THE SOFTWARE. > > - * > > - * Author: Thomas Hellstrom 2004, 2005. > > - * This code was written using docs obtained under NDA from VIA Inc. > > - * > > - * Don't run this code directly on an AGP buffer. Due to cache problems it will > > - * be very slow. > > - */ > > - > > -#include <drm/drm_device.h> > > -#include <drm/drm_legacy.h> > > -#include <drm/via_drm.h> > > - > > -#include "via_3d_reg.h" > > -#include "via_drv.h" > > -#include "via_verifier.h" > > - > > -typedef enum { > > - state_command, > > - state_header2, > > - state_header1, > > - state_vheader5, > > - state_vheader6, > > - state_error > > -} verifier_state_t; > > - > > -typedef enum { > > - no_check = 0, > > - check_for_header2, > > - check_for_header1, > > - check_for_header2_err, > > - check_for_header1_err, > > - check_for_fire, > > - check_z_buffer_addr0, > > - check_z_buffer_addr1, > > - check_z_buffer_addr_mode, > > - check_destination_addr0, > > - check_destination_addr1, > > - check_destination_addr_mode, > > - check_for_dummy, > > - check_for_dd, > > - check_texture_addr0, > > - check_texture_addr1, > > - check_texture_addr2, > > - check_texture_addr3, > > - check_texture_addr4, > > - check_texture_addr5, > > - check_texture_addr6, > > - check_texture_addr7, > > - check_texture_addr8, > > - check_texture_addr_mode, > > - check_for_vertex_count, > > - check_number_texunits, > > - forbidden_command > > -} hazard_t; > > - > > -/* > > - * Associates each hazard above with a possible multi-command > > - * sequence. For example an address that is split over multiple > > - * commands and that needs to be checked at the first command > > - * that does not include any part of the address. > > - */ > > - > > -static drm_via_sequence_t seqs[] = { > > - no_sequence, > > - no_sequence, > > - no_sequence, > > - no_sequence, > > - no_sequence, > > - no_sequence, > > - z_address, > > - z_address, > > - z_address, > > - dest_address, > > - dest_address, > > - dest_address, > > - no_sequence, > > - no_sequence, > > - tex_address, > > - tex_address, > > - tex_address, > > - tex_address, > > - tex_address, > > - tex_address, > > - tex_address, > > - tex_address, > > - tex_address, > > - tex_address, > > - no_sequence > > -}; > > - > > -typedef struct { > > - unsigned int code; > > - hazard_t hz; > > -} hz_init_t; > > - > > -static hz_init_t init_table1[] = { > > - {0xf2, check_for_header2_err}, > > - {0xf0, check_for_header1_err}, > > - {0xee, check_for_fire}, > > - {0xcc, check_for_dummy}, > > - {0xdd, check_for_dd}, > > - {0x00, no_check}, > > - {0x10, check_z_buffer_addr0}, > > - {0x11, check_z_buffer_addr1}, > > - {0x12, check_z_buffer_addr_mode}, > > - {0x13, no_check}, > > - {0x14, no_check}, > > - {0x15, no_check}, > > - {0x23, no_check}, > > - {0x24, no_check}, > > - {0x33, no_check}, > > - {0x34, no_check}, > > - {0x35, no_check}, > > - {0x36, no_check}, > > - {0x37, no_check}, > > - {0x38, no_check}, > > - {0x39, no_check}, > > - {0x3A, no_check}, > > - {0x3B, no_check}, > > - {0x3C, no_check}, > > - {0x3D, no_check}, > > - {0x3E, no_check}, > > - {0x40, check_destination_addr0}, > > - {0x41, check_destination_addr1}, > > - {0x42, check_destination_addr_mode}, > > - {0x43, no_check}, > > - {0x44, no_check}, > > - {0x50, no_check}, > > - {0x51, no_check}, > > - {0x52, no_check}, > > - {0x53, no_check}, > > - {0x54, no_check}, > > - {0x55, no_check}, > > - {0x56, no_check}, > > - {0x57, no_check}, > > - {0x58, no_check}, > > - {0x70, no_check}, > > - {0x71, no_check}, > > - {0x78, no_check}, > > - {0x79, no_check}, > > - {0x7A, no_check}, > > - {0x7B, no_check}, > > - {0x7C, no_check}, > > - {0x7D, check_for_vertex_count} > > -}; > > - > > -static hz_init_t init_table2[] = { > > - {0xf2, check_for_header2_err}, > > - {0xf0, check_for_header1_err}, > > - {0xee, check_for_fire}, > > - {0xcc, check_for_dummy}, > > - {0x00, check_texture_addr0}, > > - {0x01, check_texture_addr0}, > > - {0x02, check_texture_addr0}, > > - {0x03, check_texture_addr0}, > > - {0x04, check_texture_addr0}, > > - {0x05, check_texture_addr0}, > > - {0x06, check_texture_addr0}, > > - {0x07, check_texture_addr0}, > > - {0x08, check_texture_addr0}, > > - {0x09, check_texture_addr0}, > > - {0x20, check_texture_addr1}, > > - {0x21, check_texture_addr1}, > > - {0x22, check_texture_addr1}, > > - {0x23, check_texture_addr4}, > > - {0x2B, check_texture_addr3}, > > - {0x2C, check_texture_addr3}, > > - {0x2D, check_texture_addr3}, > > - {0x2E, check_texture_addr3}, > > - {0x2F, check_texture_addr3}, > > - {0x30, check_texture_addr3}, > > - {0x31, check_texture_addr3}, > > - {0x32, check_texture_addr3}, > > - {0x33, check_texture_addr3}, > > - {0x34, check_texture_addr3}, > > - {0x4B, check_texture_addr5}, > > - {0x4C, check_texture_addr6}, > > - {0x51, check_texture_addr7}, > > - {0x52, check_texture_addr8}, > > - {0x77, check_texture_addr2}, > > - {0x78, no_check}, > > - {0x79, no_check}, > > - {0x7A, no_check}, > > - {0x7B, check_texture_addr_mode}, > > - {0x7C, no_check}, > > - {0x7D, no_check}, > > - {0x7E, no_check}, > > - {0x7F, no_check}, > > - {0x80, no_check}, > > - {0x81, no_check}, > > - {0x82, no_check}, > > - {0x83, no_check}, > > - {0x85, no_check}, > > - {0x86, no_check}, > > - {0x87, no_check}, > > - {0x88, no_check}, > > - {0x89, no_check}, > > - {0x8A, no_check}, > > - {0x90, no_check}, > > - {0x91, no_check}, > > - {0x92, no_check}, > > - {0x93, no_check} > > -}; > > - > > -static hz_init_t init_table3[] = { > > - {0xf2, check_for_header2_err}, > > - {0xf0, check_for_header1_err}, > > - {0xcc, check_for_dummy}, > > - {0x00, check_number_texunits} > > -}; > > - > > -static hazard_t table1[256]; > > -static hazard_t table2[256]; > > -static hazard_t table3[256]; > > - > > -static __inline__ int > > -eat_words(const uint32_t **buf, const uint32_t *buf_end, unsigned num_words) > > -{ > > - if ((buf_end - *buf) >= num_words) { > > - *buf += num_words; > > - return 0; > > - } > > - DRM_ERROR("Illegal termination of DMA command buffer\n"); > > - return 1; > > -} > > - > > -/* > > - * Partially stolen from drm_memory.h > > - */ > > - > > -static __inline__ drm_local_map_t *via_drm_lookup_agp_map(drm_via_state_t *seq, > > - unsigned long offset, > > - unsigned long size, > > - struct drm_device *dev) > > -{ > > - struct drm_map_list *r_list; > > - drm_local_map_t *map = seq->map_cache; > > - > > - if (map && map->offset <= offset > > - && (offset + size) <= (map->offset + map->size)) { > > - return map; > > - } > > - > > - list_for_each_entry(r_list, &dev->maplist, head) { > > - map = r_list->map; > > - if (!map) > > - continue; > > - if (map->offset <= offset > > - && (offset + size) <= (map->offset + map->size) > > - && !(map->flags & _DRM_RESTRICTED) > > - && (map->type == _DRM_AGP)) { > > - seq->map_cache = map; > > - return map; > > - } > > - } > > - return NULL; > > -} > > - > > -/* > > - * Require that all AGP texture levels reside in the same AGP map which should > > - * be mappable by the client. This is not a big restriction. > > - * FIXME: To actually enforce this security policy strictly, drm_rmmap > > - * would have to wait for dma quiescent before removing an AGP map. > > - * The via_drm_lookup_agp_map call in reality seems to take > > - * very little CPU time. > > - */ > > - > > -static __inline__ int finish_current_sequence(drm_via_state_t * cur_seq) > > -{ > > - switch (cur_seq->unfinished) { > > - case z_address: > > - DRM_DEBUG("Z Buffer start address is 0x%x\n", cur_seq->z_addr); > > - break; > > - case dest_address: > > - DRM_DEBUG("Destination start address is 0x%x\n", > > - cur_seq->d_addr); > > - break; > > - case tex_address: > > - if (cur_seq->agp_texture) { > > - unsigned start = > > - cur_seq->tex_level_lo[cur_seq->texture]; > > - unsigned end = cur_seq->tex_level_hi[cur_seq->texture]; > > - unsigned long lo = ~0, hi = 0, tmp; > > - uint32_t *addr, *pitch, *height, tex; > > - unsigned i; > > - int npot; > > - > > - if (end > 9) > > - end = 9; > > - if (start > 9) > > - start = 9; > > - > > - addr = > > - &(cur_seq->t_addr[tex = cur_seq->texture][start]); > > - pitch = &(cur_seq->pitch[tex][start]); > > - height = &(cur_seq->height[tex][start]); > > - npot = cur_seq->tex_npot[tex]; > > - for (i = start; i <= end; ++i) { > > - tmp = *addr++; > > - if (tmp < lo) > > - lo = tmp; > > - if (i == 0 && npot) > > - tmp += (*height++ * *pitch++); > > - else > > - tmp += (*height++ << *pitch++); > > - if (tmp > hi) > > - hi = tmp; > > - } > > - > > - if (!via_drm_lookup_agp_map > > - (cur_seq, lo, hi - lo, cur_seq->dev)) { > > - DRM_ERROR > > - ("AGP texture is not in allowed map\n"); > > - return 2; > > - } > > - } > > - break; > > - default: > > - break; > > - } > > - cur_seq->unfinished = no_sequence; > > - return 0; > > -} > > - > > -static __inline__ int > > -investigate_hazard(uint32_t cmd, hazard_t hz, drm_via_state_t *cur_seq) > > -{ > > - register uint32_t tmp, *tmp_addr; > > - > > - if (cur_seq->unfinished && (cur_seq->unfinished != seqs[hz])) { > > - int ret; > > - if ((ret = finish_current_sequence(cur_seq))) > > - return ret; > > - } > > - > > - switch (hz) { > > - case check_for_header2: > > - if (cmd == HALCYON_HEADER2) > > - return 1; > > - return 0; > > - case check_for_header1: > > - if ((cmd & HALCYON_HEADER1MASK) == HALCYON_HEADER1) > > - return 1; > > - return 0; > > - case check_for_header2_err: > > - if (cmd == HALCYON_HEADER2) > > - return 1; > > - DRM_ERROR("Illegal DMA HALCYON_HEADER2 command\n"); > > - break; > > - case check_for_header1_err: > > - if ((cmd & HALCYON_HEADER1MASK) == HALCYON_HEADER1) > > - return 1; > > - DRM_ERROR("Illegal DMA HALCYON_HEADER1 command\n"); > > - break; > > - case check_for_fire: > > - if ((cmd & HALCYON_FIREMASK) == HALCYON_FIRECMD) > > - return 1; > > - DRM_ERROR("Illegal DMA HALCYON_FIRECMD command\n"); > > - break; > > - case check_for_dummy: > > - if (HC_DUMMY == cmd) > > - return 0; > > - DRM_ERROR("Illegal DMA HC_DUMMY command\n"); > > - break; > > - case check_for_dd: > > - if (0xdddddddd == cmd) > > - return 0; > > - DRM_ERROR("Illegal DMA 0xdddddddd command\n"); > > - break; > > - case check_z_buffer_addr0: > > - cur_seq->unfinished = z_address; > > - cur_seq->z_addr = (cur_seq->z_addr & 0xFF000000) | > > - (cmd & 0x00FFFFFF); > > - return 0; > > - case check_z_buffer_addr1: > > - cur_seq->unfinished = z_address; > > - cur_seq->z_addr = (cur_seq->z_addr & 0x00FFFFFF) | > > - ((cmd & 0xFF) << 24); > > - return 0; > > - case check_z_buffer_addr_mode: > > - cur_seq->unfinished = z_address; > > - if ((cmd & 0x0000C000) == 0) > > - return 0; > > - DRM_ERROR("Attempt to place Z buffer in system memory\n"); > > - return 2; > > - case check_destination_addr0: > > - cur_seq->unfinished = dest_address; > > - cur_seq->d_addr = (cur_seq->d_addr & 0xFF000000) | > > - (cmd & 0x00FFFFFF); > > - return 0; > > - case check_destination_addr1: > > - cur_seq->unfinished = dest_address; > > - cur_seq->d_addr = (cur_seq->d_addr & 0x00FFFFFF) | > > - ((cmd & 0xFF) << 24); > > - return 0; > > - case check_destination_addr_mode: > > - cur_seq->unfinished = dest_address; > > - if ((cmd & 0x0000C000) == 0) > > - return 0; > > - DRM_ERROR > > - ("Attempt to place 3D drawing buffer in system memory\n"); > > - return 2; > > - case check_texture_addr0: > > - cur_seq->unfinished = tex_address; > > - tmp = (cmd >> 24); > > - tmp_addr = &cur_seq->t_addr[cur_seq->texture][tmp]; > > - *tmp_addr = (*tmp_addr & 0xFF000000) | (cmd & 0x00FFFFFF); > > - return 0; > > - case check_texture_addr1: > > - cur_seq->unfinished = tex_address; > > - tmp = ((cmd >> 24) - 0x20); > > - tmp += tmp << 1; > > - tmp_addr = &cur_seq->t_addr[cur_seq->texture][tmp]; > > - *tmp_addr = (*tmp_addr & 0x00FFFFFF) | ((cmd & 0xFF) << 24); > > - tmp_addr++; > > - *tmp_addr = (*tmp_addr & 0x00FFFFFF) | ((cmd & 0xFF00) << 16); > > - tmp_addr++; > > - *tmp_addr = (*tmp_addr & 0x00FFFFFF) | ((cmd & 0xFF0000) << 8); > > - return 0; > > - case check_texture_addr2: > > - cur_seq->unfinished = tex_address; > > - cur_seq->tex_level_lo[tmp = cur_seq->texture] = cmd & 0x3F; > > - cur_seq->tex_level_hi[tmp] = (cmd & 0xFC0) >> 6; > > - return 0; > > - case check_texture_addr3: > > - cur_seq->unfinished = tex_address; > > - tmp = ((cmd >> 24) - HC_SubA_HTXnL0Pit); > > - if (tmp == 0 && > > - (cmd & HC_HTXnEnPit_MASK)) { > > - cur_seq->pitch[cur_seq->texture][tmp] = > > - (cmd & HC_HTXnLnPit_MASK); > > - cur_seq->tex_npot[cur_seq->texture] = 1; > > - } else { > > - cur_seq->pitch[cur_seq->texture][tmp] = > > - (cmd & HC_HTXnLnPitE_MASK) >> HC_HTXnLnPitE_SHIFT; > > - cur_seq->tex_npot[cur_seq->texture] = 0; > > - if (cmd & 0x000FFFFF) { > > - DRM_ERROR > > - ("Unimplemented texture level 0 pitch mode.\n"); > > - return 2; > > - } > > - } > > - return 0; > > - case check_texture_addr4: > > - cur_seq->unfinished = tex_address; > > - tmp_addr = &cur_seq->t_addr[cur_seq->texture][9]; > > - *tmp_addr = (*tmp_addr & 0x00FFFFFF) | ((cmd & 0xFF) << 24); > > - return 0; > > - case check_texture_addr5: > > - case check_texture_addr6: > > - cur_seq->unfinished = tex_address; > > - /* > > - * Texture width. We don't care since we have the pitch. > > - */ > > - return 0; > > - case check_texture_addr7: > > - cur_seq->unfinished = tex_address; > > - tmp_addr = &(cur_seq->height[cur_seq->texture][0]); > > - tmp_addr[5] = 1 << ((cmd & 0x00F00000) >> 20); > > - tmp_addr[4] = 1 << ((cmd & 0x000F0000) >> 16); > > - tmp_addr[3] = 1 << ((cmd & 0x0000F000) >> 12); > > - tmp_addr[2] = 1 << ((cmd & 0x00000F00) >> 8); > > - tmp_addr[1] = 1 << ((cmd & 0x000000F0) >> 4); > > - tmp_addr[0] = 1 << (cmd & 0x0000000F); > > - return 0; > > - case check_texture_addr8: > > - cur_seq->unfinished = tex_address; > > - tmp_addr = &(cur_seq->height[cur_seq->texture][0]); > > - tmp_addr[9] = 1 << ((cmd & 0x0000F000) >> 12); > > - tmp_addr[8] = 1 << ((cmd & 0x00000F00) >> 8); > > - tmp_addr[7] = 1 << ((cmd & 0x000000F0) >> 4); > > - tmp_addr[6] = 1 << (cmd & 0x0000000F); > > - return 0; > > - case check_texture_addr_mode: > > - cur_seq->unfinished = tex_address; > > - if (2 == (tmp = cmd & 0x00000003)) { > > - DRM_ERROR > > - ("Attempt to fetch texture from system memory.\n"); > > - return 2; > > - } > > - cur_seq->agp_texture = (tmp == 3); > > - cur_seq->tex_palette_size[cur_seq->texture] = > > - (cmd >> 16) & 0x000000007; > > - return 0; > > - case check_for_vertex_count: > > - cur_seq->vertex_count = cmd & 0x0000FFFF; > > - return 0; > > - case check_number_texunits: > > - cur_seq->multitex = (cmd >> 3) & 1; > > - return 0; > > - default: > > - DRM_ERROR("Illegal DMA data: 0x%x\n", cmd); > > - return 2; > > - } > > - return 2; > > -} > > - > > -static __inline__ int > > -via_check_prim_list(uint32_t const **buffer, const uint32_t * buf_end, > > - drm_via_state_t *cur_seq) > > -{ > > - drm_via_private_t *dev_priv = > > - (drm_via_private_t *) cur_seq->dev->dev_private; > > - uint32_t a_fire, bcmd, dw_count; > > - int ret = 0; > > - int have_fire; > > - const uint32_t *buf = *buffer; > > - > > - while (buf < buf_end) { > > - have_fire = 0; > > - if ((buf_end - buf) < 2) { > > - DRM_ERROR > > - ("Unexpected termination of primitive list.\n"); > > - ret = 1; > > - break; > > - } > > - if ((*buf & HC_ACMD_MASK) != HC_ACMD_HCmdB) > > - break; > > - bcmd = *buf++; > > - if ((*buf & HC_ACMD_MASK) != HC_ACMD_HCmdA) { > > - DRM_ERROR("Expected Vertex List A command, got 0x%x\n", > > - *buf); > > - ret = 1; > > - break; > > - } > > - a_fire = > > - *buf++ | HC_HPLEND_MASK | HC_HPMValidN_MASK | > > - HC_HE3Fire_MASK; > > - > > - /* > > - * How many dwords per vertex ? > > - */ > > - > > - if (cur_seq->agp && ((bcmd & (0xF << 11)) == 0)) { > > - DRM_ERROR("Illegal B command vertex data for AGP.\n"); > > - ret = 1; > > - break; > > - } > > - > > - dw_count = 0; > > - if (bcmd & (1 << 7)) > > - dw_count += (cur_seq->multitex) ? 2 : 1; > > - if (bcmd & (1 << 8)) > > - dw_count += (cur_seq->multitex) ? 2 : 1; > > - if (bcmd & (1 << 9)) > > - dw_count++; > > - if (bcmd & (1 << 10)) > > - dw_count++; > > - if (bcmd & (1 << 11)) > > - dw_count++; > > - if (bcmd & (1 << 12)) > > - dw_count++; > > - if (bcmd & (1 << 13)) > > - dw_count++; > > - if (bcmd & (1 << 14)) > > - dw_count++; > > - > > - while (buf < buf_end) { > > - if (*buf == a_fire) { > > - if (dev_priv->num_fire_offsets >= > > - VIA_FIRE_BUF_SIZE) { > > - DRM_ERROR("Fire offset buffer full.\n"); > > - ret = 1; > > - break; > > - } > > - dev_priv->fire_offsets[dev_priv-> > > - num_fire_offsets++] = > > - buf; > > - have_fire = 1; > > - buf++; > > - if (buf < buf_end && *buf == a_fire) > > - buf++; > > - break; > > - } > > - if ((*buf == HALCYON_HEADER2) || > > - ((*buf & HALCYON_FIREMASK) == HALCYON_FIRECMD)) { > > - DRM_ERROR("Missing Vertex Fire command, " > > - "Stray Vertex Fire command or verifier " > > - "lost sync.\n"); > > - ret = 1; > > - break; > > - } > > - if ((ret = eat_words(&buf, buf_end, dw_count))) > > - break; > > - } > > - if (buf >= buf_end && !have_fire) { > > - DRM_ERROR("Missing Vertex Fire command or verifier " > > - "lost sync.\n"); > > - ret = 1; > > - break; > > - } > > - if (cur_seq->agp && ((buf - cur_seq->buf_start) & 0x01)) { > > - DRM_ERROR("AGP Primitive list end misaligned.\n"); > > - ret = 1; > > - break; > > - } > > - } > > - *buffer = buf; > > - return ret; > > -} > > - > > -static __inline__ verifier_state_t > > -via_check_header2(uint32_t const **buffer, const uint32_t *buf_end, > > - drm_via_state_t *hc_state) > > -{ > > - uint32_t cmd; > > - int hz_mode; > > - hazard_t hz; > > - const uint32_t *buf = *buffer; > > - const hazard_t *hz_table; > > - > > - if ((buf_end - buf) < 2) { > > - DRM_ERROR > > - ("Illegal termination of DMA HALCYON_HEADER2 sequence.\n"); > > - return state_error; > > - } > > - buf++; > > - cmd = (*buf++ & 0xFFFF0000) >> 16; > > - > > - switch (cmd) { > > - case HC_ParaType_CmdVdata: > > - if (via_check_prim_list(&buf, buf_end, hc_state)) > > - return state_error; > > - *buffer = buf; > > - return state_command; > > - case HC_ParaType_NotTex: > > - hz_table = table1; > > - break; > > - case HC_ParaType_Tex: > > - hc_state->texture = 0; > > - hz_table = table2; > > - break; > > - case (HC_ParaType_Tex | (HC_SubType_Tex1 << 8)): > > - hc_state->texture = 1; > > - hz_table = table2; > > - break; > > - case (HC_ParaType_Tex | (HC_SubType_TexGeneral << 8)): > > - hz_table = table3; > > - break; > > - case HC_ParaType_Auto: > > - if (eat_words(&buf, buf_end, 2)) > > - return state_error; > > - *buffer = buf; > > - return state_command; > > - case (HC_ParaType_Palette | (HC_SubType_Stipple << 8)): > > - if (eat_words(&buf, buf_end, 32)) > > - return state_error; > > - *buffer = buf; > > - return state_command; > > - case (HC_ParaType_Palette | (HC_SubType_TexPalette0 << 8)): > > - case (HC_ParaType_Palette | (HC_SubType_TexPalette1 << 8)): > > - DRM_ERROR("Texture palettes are rejected because of " > > - "lack of info how to determine their size.\n"); > > - return state_error; > > - case (HC_ParaType_Palette | (HC_SubType_FogTable << 8)): > > - DRM_ERROR("Fog factor palettes are rejected because of " > > - "lack of info how to determine their size.\n"); > > - return state_error; > > - default: > > - > > - /* > > - * There are some unimplemented HC_ParaTypes here, that > > - * need to be implemented if the Mesa driver is extended. > > - */ > > - > > - DRM_ERROR("Invalid or unimplemented HALCYON_HEADER2 " > > - "DMA subcommand: 0x%x. Previous dword: 0x%x\n", > > - cmd, *(buf - 2)); > > - *buffer = buf; > > - return state_error; > > - } > > - > > - while (buf < buf_end) { > > - cmd = *buf++; > > - if ((hz = hz_table[cmd >> 24])) { > > - if ((hz_mode = investigate_hazard(cmd, hz, hc_state))) { > > - if (hz_mode == 1) { > > - buf--; > > - break; > > - } > > - return state_error; > > - } > > - } else if (hc_state->unfinished && > > - finish_current_sequence(hc_state)) { > > - return state_error; > > - } > > - } > > - if (hc_state->unfinished && finish_current_sequence(hc_state)) > > - return state_error; > > - *buffer = buf; > > - return state_command; > > -} > > - > > -static __inline__ verifier_state_t > > -via_parse_header2(drm_via_private_t *dev_priv, uint32_t const **buffer, > > - const uint32_t *buf_end, int *fire_count) > > -{ > > - uint32_t cmd; > > - const uint32_t *buf = *buffer; > > - const uint32_t *next_fire; > > - int burst = 0; > > - > > - next_fire = dev_priv->fire_offsets[*fire_count]; > > - buf++; > > - cmd = (*buf & 0xFFFF0000) >> 16; > > - via_write(dev_priv, HC_REG_TRANS_SET + HC_REG_BASE, *buf++); > > - switch (cmd) { > > - case HC_ParaType_CmdVdata: > > - while ((buf < buf_end) && > > - (*fire_count < dev_priv->num_fire_offsets) && > > - (*buf & HC_ACMD_MASK) == HC_ACMD_HCmdB) { > > - while (buf <= next_fire) { > > - via_write(dev_priv, HC_REG_TRANS_SPACE + HC_REG_BASE + > > - (burst & 63), *buf++); > > - burst += 4; > > - } > > - if ((buf < buf_end) > > - && ((*buf & HALCYON_FIREMASK) == HALCYON_FIRECMD)) > > - buf++; > > - > > - if (++(*fire_count) < dev_priv->num_fire_offsets) > > - next_fire = dev_priv->fire_offsets[*fire_count]; > > - } > > - break; > > - default: > > - while (buf < buf_end) { > > - > > - if (*buf == HC_HEADER2 || > > - (*buf & HALCYON_HEADER1MASK) == HALCYON_HEADER1 || > > - (*buf & VIA_VIDEOMASK) == VIA_VIDEO_HEADER5 || > > - (*buf & VIA_VIDEOMASK) == VIA_VIDEO_HEADER6) > > - break; > > - > > - via_write(dev_priv, HC_REG_TRANS_SPACE + HC_REG_BASE + > > - (burst & 63), *buf++); > > - burst += 4; > > - } > > - } > > - *buffer = buf; > > - return state_command; > > -} > > - > > -static __inline__ int verify_mmio_address(uint32_t address) > > -{ > > - if ((address > 0x3FF) && (address < 0xC00)) { > > - DRM_ERROR("Invalid VIDEO DMA command. " > > - "Attempt to access 3D- or command burst area.\n"); > > - return 1; > > - } else if ((address > 0xCFF) && (address < 0x1300)) { > > - DRM_ERROR("Invalid VIDEO DMA command. " > > - "Attempt to access PCI DMA area.\n"); > > - return 1; > > - } else if (address > 0x13FF) { > > - DRM_ERROR("Invalid VIDEO DMA command. " > > - "Attempt to access VGA registers.\n"); > > - return 1; > > - } > > - return 0; > > -} > > - > > -static __inline__ int > > -verify_video_tail(uint32_t const **buffer, const uint32_t * buf_end, > > - uint32_t dwords) > > -{ > > - const uint32_t *buf = *buffer; > > - > > - if (buf_end - buf < dwords) { > > - DRM_ERROR("Illegal termination of video command.\n"); > > - return 1; > > - } > > - while (dwords--) { > > - if (*buf++) { > > - DRM_ERROR("Illegal video command tail.\n"); > > - return 1; > > - } > > - } > > - *buffer = buf; > > - return 0; > > -} > > - > > -static __inline__ verifier_state_t > > -via_check_header1(uint32_t const **buffer, const uint32_t * buf_end) > > -{ > > - uint32_t cmd; > > - const uint32_t *buf = *buffer; > > - verifier_state_t ret = state_command; > > - > > - while (buf < buf_end) { > > - cmd = *buf; > > - if ((cmd > ((0x3FF >> 2) | HALCYON_HEADER1)) && > > - (cmd < ((0xC00 >> 2) | HALCYON_HEADER1))) { > > - if ((cmd & HALCYON_HEADER1MASK) != HALCYON_HEADER1) > > - break; > > - DRM_ERROR("Invalid HALCYON_HEADER1 command. " > > - "Attempt to access 3D- or command burst area.\n"); > > - ret = state_error; > > - break; > > - } else if (cmd > ((0xCFF >> 2) | HALCYON_HEADER1)) { > > - if ((cmd & HALCYON_HEADER1MASK) != HALCYON_HEADER1) > > - break; > > - DRM_ERROR("Invalid HALCYON_HEADER1 command. " > > - "Attempt to access VGA registers.\n"); > > - ret = state_error; > > - break; > > - } else { > > - buf += 2; > > - } > > - } > > - *buffer = buf; > > - return ret; > > -} > > - > > -static __inline__ verifier_state_t > > -via_parse_header1(drm_via_private_t *dev_priv, uint32_t const **buffer, > > - const uint32_t *buf_end) > > -{ > > - register uint32_t cmd; > > - const uint32_t *buf = *buffer; > > - > > - while (buf < buf_end) { > > - cmd = *buf; > > - if ((cmd & HALCYON_HEADER1MASK) != HALCYON_HEADER1) > > - break; > > - via_write(dev_priv, (cmd & ~HALCYON_HEADER1MASK) << 2, *++buf); > > - buf++; > > - } > > - *buffer = buf; > > - return state_command; > > -} > > - > > -static __inline__ verifier_state_t > > -via_check_vheader5(uint32_t const **buffer, const uint32_t *buf_end) > > -{ > > - uint32_t data; > > - const uint32_t *buf = *buffer; > > - > > - if (buf_end - buf < 4) { > > - DRM_ERROR("Illegal termination of video header5 command\n"); > > - return state_error; > > - } > > - > > - data = *buf++ & ~VIA_VIDEOMASK; > > - if (verify_mmio_address(data)) > > - return state_error; > > - > > - data = *buf++; > > - if (*buf++ != 0x00F50000) { > > - DRM_ERROR("Illegal header5 header data\n"); > > - return state_error; > > - } > > - if (*buf++ != 0x00000000) { > > - DRM_ERROR("Illegal header5 header data\n"); > > - return state_error; > > - } > > - if (eat_words(&buf, buf_end, data)) > > - return state_error; > > - if ((data & 3) && verify_video_tail(&buf, buf_end, 4 - (data & 3))) > > - return state_error; > > - *buffer = buf; > > - return state_command; > > - > > -} > > - > > -static __inline__ verifier_state_t > > -via_parse_vheader5(drm_via_private_t *dev_priv, uint32_t const **buffer, > > - const uint32_t *buf_end) > > -{ > > - uint32_t addr, count, i; > > - const uint32_t *buf = *buffer; > > - > > - addr = *buf++ & ~VIA_VIDEOMASK; > > - i = count = *buf; > > - buf += 3; > > - while (i--) > > - via_write(dev_priv, addr, *buf++); > > - if (count & 3) > > - buf += 4 - (count & 3); > > - *buffer = buf; > > - return state_command; > > -} > > - > > -static __inline__ verifier_state_t > > -via_check_vheader6(uint32_t const **buffer, const uint32_t * buf_end) > > -{ > > - uint32_t data; > > - const uint32_t *buf = *buffer; > > - uint32_t i; > > - > > - if (buf_end - buf < 4) { > > - DRM_ERROR("Illegal termination of video header6 command\n"); > > - return state_error; > > - } > > - buf++; > > - data = *buf++; > > - if (*buf++ != 0x00F60000) { > > - DRM_ERROR("Illegal header6 header data\n"); > > - return state_error; > > - } > > - if (*buf++ != 0x00000000) { > > - DRM_ERROR("Illegal header6 header data\n"); > > - return state_error; > > - } > > - if ((buf_end - buf) < (data << 1)) { > > - DRM_ERROR("Illegal termination of video header6 command\n"); > > - return state_error; > > - } > > - for (i = 0; i < data; ++i) { > > - if (verify_mmio_address(*buf++)) > > - return state_error; > > - buf++; > > - } > > - data <<= 1; > > - if ((data & 3) && verify_video_tail(&buf, buf_end, 4 - (data & 3))) > > - return state_error; > > - *buffer = buf; > > - return state_command; > > -} > > - > > -static __inline__ verifier_state_t > > -via_parse_vheader6(drm_via_private_t *dev_priv, uint32_t const **buffer, > > - const uint32_t *buf_end) > > -{ > > - > > - uint32_t addr, count, i; > > - const uint32_t *buf = *buffer; > > - > > - i = count = *++buf; > > - buf += 3; > > - while (i--) { > > - addr = *buf++; > > - via_write(dev_priv, addr, *buf++); > > - } > > - count <<= 1; > > - if (count & 3) > > - buf += 4 - (count & 3); > > - *buffer = buf; > > - return state_command; > > -} > > - > > -int > > -via_verify_command_stream(const uint32_t * buf, unsigned int size, > > - struct drm_device * dev, int agp) > > -{ > > - > > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > > - drm_via_state_t *hc_state = &dev_priv->hc_state; > > - drm_via_state_t saved_state = *hc_state; > > - uint32_t cmd; > > - const uint32_t *buf_end = buf + (size >> 2); > > - verifier_state_t state = state_command; > > - int cme_video; > > - int supported_3d; > > - > > - cme_video = (dev_priv->chipset == VIA_PRO_GROUP_A || > > - dev_priv->chipset == VIA_DX9_0); > > - > > - supported_3d = dev_priv->chipset != VIA_DX9_0; > > - > > - hc_state->dev = dev; > > - hc_state->unfinished = no_sequence; > > - hc_state->map_cache = NULL; > > - hc_state->agp = agp; > > - hc_state->buf_start = buf; > > - dev_priv->num_fire_offsets = 0; > > - > > - while (buf < buf_end) { > > - > > - switch (state) { > > - case state_header2: > > - state = via_check_header2(&buf, buf_end, hc_state); > > - break; > > - case state_header1: > > - state = via_check_header1(&buf, buf_end); > > - break; > > - case state_vheader5: > > - state = via_check_vheader5(&buf, buf_end); > > - break; > > - case state_vheader6: > > - state = via_check_vheader6(&buf, buf_end); > > - break; > > - case state_command: > > - cmd = *buf; > > - if ((cmd == HALCYON_HEADER2) && supported_3d) > > - state = state_header2; > > - else if ((cmd & HALCYON_HEADER1MASK) == HALCYON_HEADER1) > > - state = state_header1; > > - else if (cme_video > > - && (cmd & VIA_VIDEOMASK) == VIA_VIDEO_HEADER5) > > - state = state_vheader5; > > - else if (cme_video > > - && (cmd & VIA_VIDEOMASK) == VIA_VIDEO_HEADER6) > > - state = state_vheader6; > > - else if ((cmd == HALCYON_HEADER2) && !supported_3d) { > > - DRM_ERROR("Accelerated 3D is not supported on this chipset yet.\n"); > > - state = state_error; > > - } else { > > - DRM_ERROR > > - ("Invalid / Unimplemented DMA HEADER command. 0x%x\n", > > - cmd); > > - state = state_error; > > - } > > - break; > > - case state_error: > > - default: > > - *hc_state = saved_state; > > - return -EINVAL; > > - } > > - } > > - if (state == state_error) { > > - *hc_state = saved_state; > > - return -EINVAL; > > - } > > - return 0; > > -} > > - > > -int > > -via_parse_command_stream(struct drm_device *dev, const uint32_t *buf, > > - unsigned int size) > > -{ > > - > > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > > - uint32_t cmd; > > - const uint32_t *buf_end = buf + (size >> 2); > > - verifier_state_t state = state_command; > > - int fire_count = 0; > > - > > - while (buf < buf_end) { > > - > > - switch (state) { > > - case state_header2: > > - state = > > - via_parse_header2(dev_priv, &buf, buf_end, > > - &fire_count); > > - break; > > - case state_header1: > > - state = via_parse_header1(dev_priv, &buf, buf_end); > > - break; > > - case state_vheader5: > > - state = via_parse_vheader5(dev_priv, &buf, buf_end); > > - break; > > - case state_vheader6: > > - state = via_parse_vheader6(dev_priv, &buf, buf_end); > > - break; > > - case state_command: > > - cmd = *buf; > > - if (cmd == HALCYON_HEADER2) > > - state = state_header2; > > - else if ((cmd & HALCYON_HEADER1MASK) == HALCYON_HEADER1) > > - state = state_header1; > > - else if ((cmd & VIA_VIDEOMASK) == VIA_VIDEO_HEADER5) > > - state = state_vheader5; > > - else if ((cmd & VIA_VIDEOMASK) == VIA_VIDEO_HEADER6) > > - state = state_vheader6; > > - else { > > - DRM_ERROR > > - ("Invalid / Unimplemented DMA HEADER command. 0x%x\n", > > - cmd); > > - state = state_error; > > - } > > - break; > > - case state_error: > > - default: > > - return -EINVAL; > > - } > > - } > > - if (state == state_error) > > - return -EINVAL; > > - return 0; > > -} > > - > > -static void > > -setup_hazard_table(hz_init_t init_table[], hazard_t table[], int size) > > -{ > > - int i; > > - > > - for (i = 0; i < 256; ++i) > > - table[i] = forbidden_command; > > - > > - for (i = 0; i < size; ++i) > > - table[init_table[i].code] = init_table[i].hz; > > -} > > - > > -void via_init_command_verifier(void) > > -{ > > - setup_hazard_table(init_table1, table1, ARRAY_SIZE(init_table1)); > > - setup_hazard_table(init_table2, table2, ARRAY_SIZE(init_table2)); > > - setup_hazard_table(init_table3, table3, ARRAY_SIZE(init_table3)); > > -} > > diff --git a/drivers/gpu/drm/via/via_verifier.h b/drivers/gpu/drm/via/via_verifier.h > > deleted file mode 100644 > > index 26b6d361ab95..000000000000 > > --- a/drivers/gpu/drm/via/via_verifier.h > > +++ /dev/null > > @@ -1,62 +0,0 @@ > > -/* > > - * Copyright 2004 The Unichrome Project. All Rights Reserved. > > - * > > - * Permission is hereby granted, free of charge, to any person obtaining a > > - * copy of this software and associated documentation files (the "Software"), > > - * to deal in the Software without restriction, including without limitation > > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > > - * and/or sell copies of the Software, and to permit persons to whom the > > - * Software is furnished to do so, subject to the following conditions: > > - * > > - * The above copyright notice and this permission notice (including the > > - * next paragraph) shall be included in all copies or substantial portions > > - * of the Software. > > - * > > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > > - * THE UNICHROME PROJECT, AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR > > - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, > > - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER > > - * DEALINGS IN THE SOFTWARE. > > - * > > - * Author: Thomas Hellström 2004. > > - */ > > - > > -#ifndef _VIA_VERIFIER_H_ > > -#define _VIA_VERIFIER_H_ > > - > > -typedef enum { > > - no_sequence = 0, > > - z_address, > > - dest_address, > > - tex_address > > -} drm_via_sequence_t; > > - > > -typedef struct { > > - unsigned texture; > > - uint32_t z_addr; > > - uint32_t d_addr; > > - uint32_t t_addr[2][10]; > > - uint32_t pitch[2][10]; > > - uint32_t height[2][10]; > > - uint32_t tex_level_lo[2]; > > - uint32_t tex_level_hi[2]; > > - uint32_t tex_palette_size[2]; > > - uint32_t tex_npot[2]; > > - drm_via_sequence_t unfinished; > > - int agp_texture; > > - int multitex; > > - struct drm_device *dev; > > - drm_local_map_t *map_cache; > > - uint32_t vertex_count; > > - int agp; > > - const uint32_t *buf_start; > > -} drm_via_state_t; > > - > > -extern int via_verify_command_stream(const uint32_t *buf, unsigned int size, > > - struct drm_device *dev, int agp); > > -extern int via_parse_command_stream(struct drm_device *dev, const uint32_t *buf, > > - unsigned int size); > > - > > -#endif > > diff --git a/drivers/gpu/drm/via/via_video.c b/drivers/gpu/drm/via/via_video.c > > deleted file mode 100644 > > index 53b1f58f99b4..000000000000 > > --- a/drivers/gpu/drm/via/via_video.c > > +++ /dev/null > > @@ -1,94 +0,0 @@ > > -/* > > - * Copyright 2005 Thomas Hellstrom. All Rights Reserved. > > - * > > - * Permission is hereby granted, free of charge, to any person obtaining a > > - * copy of this software and associated documentation files (the "Software"), > > - * to deal in the Software without restriction, including without limitation > > - * the rights to use, copy, modify, merge, publish, distribute, sub license, > > - * and/or sell copies of the Software, and to permit persons to whom the > > - * Software is furnished to do so, subject to the following conditions: > > - * > > - * The above copyright notice and this permission notice (including the > > - * next paragraph) shall be included in all copies or substantial portions > > - * of the Software. > > - * > > - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > > - * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > > - * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL > > - * THE AUTHOR(S), AND/OR THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR > > - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, > > - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER > > - * DEALINGS IN THE SOFTWARE. > > - * > > - * Author: Thomas Hellstrom 2005. > > - * > > - * Video and XvMC related functions. > > - */ > > - > > -#include <drm/drm_device.h> > > -#include <drm/via_drm.h> > > - > > -#include "via_drv.h" > > - > > -void via_init_futex(drm_via_private_t *dev_priv) > > -{ > > - unsigned int i; > > - > > - DRM_DEBUG("\n"); > > - > > - for (i = 0; i < VIA_NR_XVMC_LOCKS; ++i) { > > - init_waitqueue_head(&(dev_priv->decoder_queue[i])); > > - XVMCLOCKPTR(dev_priv->sarea_priv, i)->lock = 0; > > - } > > -} > > - > > -void via_cleanup_futex(drm_via_private_t *dev_priv) > > -{ > > -} > > - > > -void via_release_futex(drm_via_private_t *dev_priv, int context) > > -{ > > - unsigned int i; > > - volatile int *lock; > > - > > - if (!dev_priv->sarea_priv) > > - return; > > - > > - for (i = 0; i < VIA_NR_XVMC_LOCKS; ++i) { > > - lock = (volatile int *)XVMCLOCKPTR(dev_priv->sarea_priv, i); > > - if ((_DRM_LOCKING_CONTEXT(*lock) == context)) { > > - if (_DRM_LOCK_IS_HELD(*lock) > > - && (*lock & _DRM_LOCK_CONT)) { > > - wake_up(&(dev_priv->decoder_queue[i])); > > - } > > - *lock = 0; > > - } > > - } > > -} > > - > > -int via_decoder_futex(struct drm_device *dev, void *data, struct drm_file *file_priv) > > -{ > > - drm_via_futex_t *fx = data; > > - volatile int *lock; > > - drm_via_private_t *dev_priv = (drm_via_private_t *) dev->dev_private; > > - drm_via_sarea_t *sAPriv = dev_priv->sarea_priv; > > - int ret = 0; > > - > > - DRM_DEBUG("\n"); > > - > > - if (fx->lock >= VIA_NR_XVMC_LOCKS) > > - return -EFAULT; > > - > > - lock = (volatile int *)XVMCLOCKPTR(sAPriv, fx->lock); > > - > > - switch (fx->func) { > > - case VIA_FUTEX_WAIT: > > - VIA_WAIT_ON(ret, dev_priv->decoder_queue[fx->lock], > > - (fx->ms / 10) * (HZ / 100), *lock != fx->val); > > - return ret; > > - case VIA_FUTEX_WAKE: > > - wake_up(&(dev_priv->decoder_queue[fx->lock])); > > - return 0; > > - } > > - return 0; > > -} > > -- > > 2.35.1 > > > ^ permalink raw reply [flat|nested] 5+ messages in thread
* Re: [PATCH 0/1] Delete VIA DRM 2022-06-26 2:56 [PATCH 0/1] Delete VIA DRM Kevin Brace 2022-06-26 2:56 ` [PATCH 1/1] drm/via: Delete VIA DRM code Kevin Brace @ 2022-06-26 7:51 ` Sam Ravnborg 1 sibling, 0 replies; 5+ messages in thread From: Sam Ravnborg @ 2022-06-26 7:51 UTC (permalink / raw) To: Kevin Brace; +Cc: Kevin Brace, dri-devel Hi Kevin, On Sat, Jun 25, 2022 at 09:56:40PM -0500, Kevin Brace wrote: > From: Kevin Brace <kevinbrace@bracecomputerlab.com> > > This patch is a supplemental patch to delete VIA DRM so that the proposed > OpenChrome DRM module can be compiled against drm-next-2022-06-03-1 tag of > drm-next branch. > Apply this patch first before applying the rest of OpenChrome DRM patches. This almost works - you need to delete include/uapi/drm_via_drm.h too. For your v1 this is fine, but when you submit v2 it is not OK to just delete all files and then add new files on top. We want to see the diff between the original files and the new files. Even though this is almost a rewrite we need to verify that copyrights are kept for example. As an example via_drm.h generates the nice diff below which is exactly what we want to see for reviewing purposes. As your patches will break the build, just modify drm/Makefile in your very first patch to drop the driver, and in the last patch you can update drm/Makefile to include the driver in the build again. In this way you do not break the build and the bots can give you build coverage you cannot do yourself. I look forward to see v2 of the patch-set. Sam diff --git a/include/uapi/drm/via_drm.h b/include/uapi/drm/via_drm.h index a1e125d42208..e9da45ce130a 100644 --- a/include/uapi/drm/via_drm.h +++ b/include/uapi/drm/via_drm.h @@ -1,4 +1,5 @@ /* + * Copyright © 2020 Kevin Brace * Copyright 1998-2003 VIA Technologies, Inc. All Rights Reserved. * Copyright 2001-2003 S3 Graphics, Inc. All Rights Reserved. * @@ -16,10 +17,10 @@ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL - * VIA, S3 GRAPHICS, AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR - * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, - * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER - * DEALINGS IN THE SOFTWARE. + * THE AUTHORS, COPYRIGHT HOLDERS, AND/OR ITS SUPPLIERS BE LIABLE FOR ANY + * CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT + * OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR + * THE USE OR OTHER DEALINGS IN THE SOFTWARE. */ #ifndef _VIA_DRM_H_ #define _VIA_DRM_H_ @@ -81,6 +82,11 @@ extern "C" { #define DRM_VIA_DMA_BLIT 0x0e #define DRM_VIA_BLIT_SYNC 0x0f +#define DRM_VIA_GEM_CREATE 0x10 +#define DRM_VIA_GEM_MAP 0x11 +#define DRM_VIA_GEM_UNMAP 0x12 + + #define DRM_IOCTL_VIA_ALLOCMEM DRM_IOWR(DRM_COMMAND_BASE + DRM_VIA_ALLOCMEM, drm_via_mem_t) #define DRM_IOCTL_VIA_FREEMEM DRM_IOW( DRM_COMMAND_BASE + DRM_VIA_FREEMEM, drm_via_mem_t) #define DRM_IOCTL_VIA_AGP_INIT DRM_IOWR(DRM_COMMAND_BASE + DRM_VIA_AGP_INIT, drm_via_agp_t) @@ -97,6 +103,10 @@ extern "C" { #define DRM_IOCTL_VIA_DMA_BLIT DRM_IOW(DRM_COMMAND_BASE + DRM_VIA_DMA_BLIT, drm_via_dmablit_t) #define DRM_IOCTL_VIA_BLIT_SYNC DRM_IOW(DRM_COMMAND_BASE + DRM_VIA_BLIT_SYNC, drm_via_blitsync_t) +#define DRM_IOCTL_VIA_GEM_CREATE DRM_IOWR(DRM_COMMAND_BASE + DRM_VIA_GEM_CREATE, struct drm_via_gem_create) +#define DRM_IOCTL_VIA_GEM_MAP DRM_IOWR(DRM_COMMAND_BASE + DRM_VIA_GEM_MAP, struct drm_via_gem_map) +#define DRM_IOCTL_VIA_GEM_UNMAP DRM_IOR(DRM_COMMAND_BASE + DRM_VIA_GEM_UNMAP, struct drm_via_gem_unmap) + /* Indices into buf.Setup where various bits of state are mirrored per * context and per buffer. These can be fired at the card as a unit, * or in a piecewise fashion as required. @@ -275,6 +285,23 @@ typedef struct drm_via_dmablit { drm_via_blitsync_t sync; } drm_via_dmablit_t; +struct drm_via_gem_create { + uint64_t size; + uint32_t alignment; + uint32_t domain; + uint32_t handle; + uint64_t offset; +}; + +struct drm_via_gem_map { + uint32_t handle; + uint64_t map_offset; +}; + +struct drm_via_gem_unmap { + uint32_t handle; +}; + #if defined(__cplusplus) } #endif ^ permalink raw reply related [flat|nested] 5+ messages in thread
end of thread, other threads:[~2022-06-27 19:49 UTC | newest] Thread overview: 5+ messages (download: mbox.gz / follow: Atom feed) -- links below jump to the message on this page -- 2022-06-26 2:56 [PATCH 0/1] Delete VIA DRM Kevin Brace 2022-06-26 2:56 ` [PATCH 1/1] drm/via: Delete VIA DRM code Kevin Brace 2022-06-26 16:17 ` Peter Robinson 2022-06-27 14:12 ` Kevin Brace 2022-06-26 7:51 ` [PATCH 0/1] Delete VIA DRM Sam Ravnborg
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.