* [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
@ 2024-01-19 11:36 ` Radhey Shyam Pandey
0 siblings, 0 replies; 22+ messages in thread
From: Radhey Shyam Pandey @ 2024-01-19 11:36 UTC (permalink / raw)
To: dlemoal, cassel, robh+dt, krzysztof.kozlowski+dt, conor+dt,
linus.walleij, brgl, michal.simek, p.zabel, gregkh, piyush.mehta,
mubin.sayyed, radhey.shyam.pandey
Cc: linux-ide, devicetree, linux-kernel, linux-gpio,
linux-arm-kernel, linux-usb, git
As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and
Xilinx udc controller maintainership duties to Mubin and Radhey.
Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
---
Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml | 3 ++-
.../devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml | 3 ++-
Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml | 3 ++-
Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml | 3 ++-
Documentation/devicetree/bindings/usb/microchip,usb5744.yaml | 3 ++-
Documentation/devicetree/bindings/usb/xlnx,usb2.yaml | 3 ++-
6 files changed, 12 insertions(+), 6 deletions(-)
diff --git a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
index b29ce598f9aa..9952e0ef7767 100644
--- a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
+++ b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
@@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
title: Ceva AHCI SATA Controller
maintainers:
- - Piyush Mehta <piyush.mehta@amd.com>
+ - Mubin Sayyed <mubin.sayyed@amd.com>
+ - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
description: |
The Ceva SATA controller mostly conforms to the AHCI interface with some
diff --git a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
index b1fd632718d4..bb93baa88879 100644
--- a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
+++ b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
@@ -12,7 +12,8 @@ description:
PS_MODE). Every pin can be configured as input/output.
maintainers:
- - Piyush Mehta <piyush.mehta@amd.com>
+ - Mubin Sayyed <mubin.sayyed@amd.com>
+ - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
properties:
compatible:
diff --git a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
index 49db66801429..1f1b42dde94d 100644
--- a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
+++ b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
@@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
title: Zynq UltraScale+ MPSoC and Versal reset
maintainers:
- - Piyush Mehta <piyush.mehta@amd.com>
+ - Mubin Sayyed <mubin.sayyed@amd.com>
+ - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
description: |
The Zynq UltraScale+ MPSoC and Versal has several different resets.
diff --git a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
index bb373eb025a5..00f87a558c7d 100644
--- a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
+++ b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
@@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
title: Xilinx SuperSpeed DWC3 USB SoC controller
maintainers:
- - Piyush Mehta <piyush.mehta@amd.com>
+ - Mubin Sayyed <mubin.sayyed@amd.com>
+ - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
properties:
compatible:
diff --git a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
index 6d4cfd943f58..445183d9d6db 100644
--- a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
+++ b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
@@ -16,8 +16,9 @@ description:
USB 2.0 traffic.
maintainers:
- - Piyush Mehta <piyush.mehta@amd.com>
- Michal Simek <michal.simek@amd.com>
+ - Mubin Sayyed <mubin.sayyed@amd.com>
+ - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
properties:
compatible:
diff --git a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
index 868dffe314bc..a7f75fe36665 100644
--- a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
+++ b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
@@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
title: Xilinx udc controller
maintainers:
- - Piyush Mehta <piyush.mehta@amd.com>
+ - Mubin Sayyed <mubin.sayyed@amd.com>
+ - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
properties:
compatible:
--
2.34.1
^ permalink raw reply related [flat|nested] 22+ messages in thread
* [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
@ 2024-01-19 11:36 ` Radhey Shyam Pandey
0 siblings, 0 replies; 22+ messages in thread
From: Radhey Shyam Pandey @ 2024-01-19 11:36 UTC (permalink / raw)
To: dlemoal, cassel, robh+dt, krzysztof.kozlowski+dt, conor+dt,
linus.walleij, brgl, michal.simek, p.zabel, gregkh, piyush.mehta,
mubin.sayyed, radhey.shyam.pandey
Cc: linux-ide, devicetree, linux-kernel, linux-gpio,
linux-arm-kernel, linux-usb, git
As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and
Xilinx udc controller maintainership duties to Mubin and Radhey.
Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
---
Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml | 3 ++-
.../devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml | 3 ++-
Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml | 3 ++-
Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml | 3 ++-
Documentation/devicetree/bindings/usb/microchip,usb5744.yaml | 3 ++-
Documentation/devicetree/bindings/usb/xlnx,usb2.yaml | 3 ++-
6 files changed, 12 insertions(+), 6 deletions(-)
diff --git a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
index b29ce598f9aa..9952e0ef7767 100644
--- a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
+++ b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
@@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
title: Ceva AHCI SATA Controller
maintainers:
- - Piyush Mehta <piyush.mehta@amd.com>
+ - Mubin Sayyed <mubin.sayyed@amd.com>
+ - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
description: |
The Ceva SATA controller mostly conforms to the AHCI interface with some
diff --git a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
index b1fd632718d4..bb93baa88879 100644
--- a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
+++ b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
@@ -12,7 +12,8 @@ description:
PS_MODE). Every pin can be configured as input/output.
maintainers:
- - Piyush Mehta <piyush.mehta@amd.com>
+ - Mubin Sayyed <mubin.sayyed@amd.com>
+ - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
properties:
compatible:
diff --git a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
index 49db66801429..1f1b42dde94d 100644
--- a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
+++ b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
@@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
title: Zynq UltraScale+ MPSoC and Versal reset
maintainers:
- - Piyush Mehta <piyush.mehta@amd.com>
+ - Mubin Sayyed <mubin.sayyed@amd.com>
+ - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
description: |
The Zynq UltraScale+ MPSoC and Versal has several different resets.
diff --git a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
index bb373eb025a5..00f87a558c7d 100644
--- a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
+++ b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
@@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
title: Xilinx SuperSpeed DWC3 USB SoC controller
maintainers:
- - Piyush Mehta <piyush.mehta@amd.com>
+ - Mubin Sayyed <mubin.sayyed@amd.com>
+ - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
properties:
compatible:
diff --git a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
index 6d4cfd943f58..445183d9d6db 100644
--- a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
+++ b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
@@ -16,8 +16,9 @@ description:
USB 2.0 traffic.
maintainers:
- - Piyush Mehta <piyush.mehta@amd.com>
- Michal Simek <michal.simek@amd.com>
+ - Mubin Sayyed <mubin.sayyed@amd.com>
+ - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
properties:
compatible:
diff --git a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
index 868dffe314bc..a7f75fe36665 100644
--- a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
+++ b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
@@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
title: Xilinx udc controller
maintainers:
- - Piyush Mehta <piyush.mehta@amd.com>
+ - Mubin Sayyed <mubin.sayyed@amd.com>
+ - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
properties:
compatible:
--
2.34.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply related [flat|nested] 22+ messages in thread
* Re: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
2024-01-19 11:36 ` Radhey Shyam Pandey
@ 2024-01-19 11:53 ` Bartosz Golaszewski
-1 siblings, 0 replies; 22+ messages in thread
From: Bartosz Golaszewski @ 2024-01-19 11:53 UTC (permalink / raw)
To: Radhey Shyam Pandey
Cc: dlemoal, cassel, robh+dt, krzysztof.kozlowski+dt, conor+dt,
linus.walleij, michal.simek, p.zabel, gregkh, piyush.mehta,
mubin.sayyed, linux-ide, devicetree, linux-kernel, linux-gpio,
linux-arm-kernel, linux-usb, git
On Fri, Jan 19, 2024 at 12:36 PM Radhey Shyam Pandey
<radhey.shyam.pandey@amd.com> wrote:
>
> As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
> controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
> DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and
> Xilinx udc controller maintainership duties to Mubin and Radhey.
>
> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
> ---
[snip]
> diff --git a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
> index b1fd632718d4..bb93baa88879 100644
> --- a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
> +++ b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
> @@ -12,7 +12,8 @@ description:
> PS_MODE). Every pin can be configured as input/output.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
For GPIO:
Acked-by: Bartosz Golaszewski <bartosz.golaszewski@linaro.org>
[snip]
^ permalink raw reply [flat|nested] 22+ messages in thread
* Re: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
@ 2024-01-19 11:53 ` Bartosz Golaszewski
0 siblings, 0 replies; 22+ messages in thread
From: Bartosz Golaszewski @ 2024-01-19 11:53 UTC (permalink / raw)
To: Radhey Shyam Pandey
Cc: dlemoal, cassel, robh+dt, krzysztof.kozlowski+dt, conor+dt,
linus.walleij, michal.simek, p.zabel, gregkh, piyush.mehta,
mubin.sayyed, linux-ide, devicetree, linux-kernel, linux-gpio,
linux-arm-kernel, linux-usb, git
On Fri, Jan 19, 2024 at 12:36 PM Radhey Shyam Pandey
<radhey.shyam.pandey@amd.com> wrote:
>
> As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
> controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
> DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and
> Xilinx udc controller maintainership duties to Mubin and Radhey.
>
> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
> ---
[snip]
> diff --git a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
> index b1fd632718d4..bb93baa88879 100644
> --- a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
> +++ b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
> @@ -12,7 +12,8 @@ description:
> PS_MODE). Every pin can be configured as input/output.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
For GPIO:
Acked-by: Bartosz Golaszewski <bartosz.golaszewski@linaro.org>
[snip]
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 22+ messages in thread
* Re: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
2024-01-19 11:36 ` Radhey Shyam Pandey
@ 2024-01-19 12:31 ` Greg KH
-1 siblings, 0 replies; 22+ messages in thread
From: Greg KH @ 2024-01-19 12:31 UTC (permalink / raw)
To: Radhey Shyam Pandey
Cc: dlemoal, cassel, robh+dt, krzysztof.kozlowski+dt, conor+dt,
linus.walleij, brgl, michal.simek, p.zabel, piyush.mehta,
mubin.sayyed, linux-ide, devicetree, linux-kernel, linux-gpio,
linux-arm-kernel, linux-usb, git
On Fri, Jan 19, 2024 at 05:06:21PM +0530, Radhey Shyam Pandey wrote:
> As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
> controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
> DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and
> Xilinx udc controller maintainership duties to Mubin and Radhey.
>
> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
Needs an ack by Piyush.
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 22+ messages in thread
* Re: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
@ 2024-01-19 12:31 ` Greg KH
0 siblings, 0 replies; 22+ messages in thread
From: Greg KH @ 2024-01-19 12:31 UTC (permalink / raw)
To: Radhey Shyam Pandey
Cc: dlemoal, cassel, robh+dt, krzysztof.kozlowski+dt, conor+dt,
linus.walleij, brgl, michal.simek, p.zabel, piyush.mehta,
mubin.sayyed, linux-ide, devicetree, linux-kernel, linux-gpio,
linux-arm-kernel, linux-usb, git
On Fri, Jan 19, 2024 at 05:06:21PM +0530, Radhey Shyam Pandey wrote:
> As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
> controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
> DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and
> Xilinx udc controller maintainership duties to Mubin and Radhey.
>
> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
Needs an ack by Piyush.
^ permalink raw reply [flat|nested] 22+ messages in thread
* RE: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
2024-01-19 11:36 ` Radhey Shyam Pandey
(?)
@ 2024-01-22 4:54 ` Mehta, Piyush
-1 siblings, 0 replies; 22+ messages in thread
From: Mehta, Piyush @ 2024-01-22 4:54 UTC (permalink / raw)
To: Pandey, Radhey Shyam, dlemoal, cassel, robh+dt,
krzysztof.kozlowski+dt, conor+dt, linus.walleij, brgl, Simek,
Michal, p.zabel, gregkh, Sayyed, Mubin, Pandey, Radhey Shyam
Cc: linux-ide, devicetree, linux-kernel, linux-gpio,
linux-arm-kernel, linux-usb, git (AMD-Xilinx)
[-- Attachment #1: Type: text/plain, Size: 5751 bytes --]
> -----Original Message-----
> From: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
> Sent: Friday, January 19, 2024 5:06 PM
> To: dlemoal@kernel.org; cassel@kernel.org; robh+dt@kernel.org;
> krzysztof.kozlowski+dt@linaro.org; conor+dt@kernel.org;
> linus.walleij@linaro.org; brgl@bgdev.pl; Simek, Michal
> <michal.simek@amd.com>; p.zabel@pengutronix.de;
> gregkh@linuxfoundation.org; Mehta, Piyush <piyush.mehta@amd.com>;
> Sayyed, Mubin <mubin.sayyed@amd.com>; Pandey, Radhey Shyam
> <radhey.shyam.pandey@amd.com>
> Cc: linux-ide@vger.kernel.org; devicetree@vger.kernel.org; linux-
> kernel@vger.kernel.org; linux-gpio@vger.kernel.org; linux-arm-
> kernel@lists.infradead.org; linux-usb@vger.kernel.org; git (AMD-Xilinx)
> <git@amd.com>
> Subject: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
>
> As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
> controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
> DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and Xilinx
> udc controller maintainership duties to Mubin and Radhey.
>
> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
Acked-by: Piyush Mehta <piyush.mehta@amd.com>
> ---
> Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml | 3 ++-
> .../devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml | 3 ++-
> Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/microchip,usb5744.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/xlnx,usb2.yaml | 3 ++-
> 6 files changed, 12 insertions(+), 6 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> index b29ce598f9aa..9952e0ef7767 100644
> --- a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> +++ b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Ceva AHCI SATA Controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Ceva SATA controller mostly conforms to the AHCI interface with some
> diff --git a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.yaml b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.yaml
> index b1fd632718d4..bb93baa88879 100644
> --- a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.yaml
> +++ b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.ya
> +++ ml
> @@ -12,7 +12,8 @@ description:
> PS_MODE). Every pin can be configured as input/output.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> index 49db66801429..1f1b42dde94d 100644
> --- a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> +++ b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Zynq UltraScale+ MPSoC and Versal reset
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Zynq UltraScale+ MPSoC and Versal has several different resets.
> diff --git a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> index bb373eb025a5..00f87a558c7d 100644
> --- a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> +++ b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Xilinx SuperSpeed DWC3 USB SoC controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> index 6d4cfd943f58..445183d9d6db 100644
> --- a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> +++ b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> @@ -16,8 +16,9 @@ description:
> USB 2.0 traffic.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> - Michal Simek <michal.simek@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> index 868dffe314bc..a7f75fe36665 100644
> --- a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> +++ b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Xilinx udc controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> --
> 2.34.1
[-- Attachment #2: winmail.dat --]
[-- Type: application/ms-tnef, Size: 15561 bytes --]
^ permalink raw reply [flat|nested] 22+ messages in thread
* RE: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
@ 2024-01-22 4:54 ` Mehta, Piyush
0 siblings, 0 replies; 22+ messages in thread
From: Mehta, Piyush @ 2024-01-22 4:54 UTC (permalink / raw)
To: Pandey, Radhey Shyam, dlemoal, cassel, robh+dt,
krzysztof.kozlowski+dt, conor+dt, linus.walleij, brgl, Simek,
Michal, p.zabel, gregkh, Sayyed, Mubin, Pandey, Radhey Shyam
Cc: linux-ide, devicetree, linux-kernel, linux-gpio,
linux-arm-kernel, linux-usb, git (AMD-Xilinx)
> -----Original Message-----
> From: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
> Sent: Friday, January 19, 2024 5:06 PM
> To: dlemoal@kernel.org; cassel@kernel.org; robh+dt@kernel.org;
> krzysztof.kozlowski+dt@linaro.org; conor+dt@kernel.org;
> linus.walleij@linaro.org; brgl@bgdev.pl; Simek, Michal
> <michal.simek@amd.com>; p.zabel@pengutronix.de;
> gregkh@linuxfoundation.org; Mehta, Piyush <piyush.mehta@amd.com>;
> Sayyed, Mubin <mubin.sayyed@amd.com>; Pandey, Radhey Shyam
> <radhey.shyam.pandey@amd.com>
> Cc: linux-ide@vger.kernel.org; devicetree@vger.kernel.org; linux-
> kernel@vger.kernel.org; linux-gpio@vger.kernel.org; linux-arm-
> kernel@lists.infradead.org; linux-usb@vger.kernel.org; git (AMD-Xilinx)
> <git@amd.com>
> Subject: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
>
> As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
> controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
> DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and Xilinx
> udc controller maintainership duties to Mubin and Radhey.
>
> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
Acked-by: Piyush Mehta <piyush.mehta@amd.com>
> ---
> Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml | 3 ++-
> .../devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml | 3 ++-
> Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/microchip,usb5744.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/xlnx,usb2.yaml | 3 ++-
> 6 files changed, 12 insertions(+), 6 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> index b29ce598f9aa..9952e0ef7767 100644
> --- a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> +++ b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Ceva AHCI SATA Controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Ceva SATA controller mostly conforms to the AHCI interface with some
> diff --git a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.yaml b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.yaml
> index b1fd632718d4..bb93baa88879 100644
> --- a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.yaml
> +++ b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.ya
> +++ ml
> @@ -12,7 +12,8 @@ description:
> PS_MODE). Every pin can be configured as input/output.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> index 49db66801429..1f1b42dde94d 100644
> --- a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> +++ b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Zynq UltraScale+ MPSoC and Versal reset
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Zynq UltraScale+ MPSoC and Versal has several different resets.
> diff --git a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> index bb373eb025a5..00f87a558c7d 100644
> --- a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> +++ b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Xilinx SuperSpeed DWC3 USB SoC controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> index 6d4cfd943f58..445183d9d6db 100644
> --- a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> +++ b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> @@ -16,8 +16,9 @@ description:
> USB 2.0 traffic.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> - Michal Simek <michal.simek@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> index 868dffe314bc..a7f75fe36665 100644
> --- a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> +++ b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Xilinx udc controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> --
> 2.34.1
^ permalink raw reply [flat|nested] 22+ messages in thread
* RE: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
@ 2024-01-22 4:54 ` Mehta, Piyush
0 siblings, 0 replies; 22+ messages in thread
From: Mehta, Piyush @ 2024-01-22 4:54 UTC (permalink / raw)
To: Pandey, Radhey Shyam, dlemoal, cassel, robh+dt,
krzysztof.kozlowski+dt, conor+dt, linus.walleij, brgl, Simek,
Michal, p.zabel, gregkh, Sayyed, Mubin, Pandey, Radhey Shyam
Cc: linux-ide, devicetree, linux-kernel, linux-gpio,
linux-arm-kernel, linux-usb, git (AMD-Xilinx)
> -----Original Message-----
> From: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
> Sent: Friday, January 19, 2024 5:06 PM
> To: dlemoal@kernel.org; cassel@kernel.org; robh+dt@kernel.org;
> krzysztof.kozlowski+dt@linaro.org; conor+dt@kernel.org;
> linus.walleij@linaro.org; brgl@bgdev.pl; Simek, Michal
> <michal.simek@amd.com>; p.zabel@pengutronix.de;
> gregkh@linuxfoundation.org; Mehta, Piyush <piyush.mehta@amd.com>;
> Sayyed, Mubin <mubin.sayyed@amd.com>; Pandey, Radhey Shyam
> <radhey.shyam.pandey@amd.com>
> Cc: linux-ide@vger.kernel.org; devicetree@vger.kernel.org; linux-
> kernel@vger.kernel.org; linux-gpio@vger.kernel.org; linux-arm-
> kernel@lists.infradead.org; linux-usb@vger.kernel.org; git (AMD-Xilinx)
> <git@amd.com>
> Subject: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
>
> As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
> controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
> DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and Xilinx
> udc controller maintainership duties to Mubin and Radhey.
>
> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
Acked-by: Piyush Mehta <piyush.mehta@amd.com>
> ---
> Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml | 3 ++-
> .../devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml | 3 ++-
> Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/microchip,usb5744.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/xlnx,usb2.yaml | 3 ++-
> 6 files changed, 12 insertions(+), 6 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> index b29ce598f9aa..9952e0ef7767 100644
> --- a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> +++ b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Ceva AHCI SATA Controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Ceva SATA controller mostly conforms to the AHCI interface with some
> diff --git a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.yaml b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.yaml
> index b1fd632718d4..bb93baa88879 100644
> --- a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.yaml
> +++ b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.ya
> +++ ml
> @@ -12,7 +12,8 @@ description:
> PS_MODE). Every pin can be configured as input/output.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> index 49db66801429..1f1b42dde94d 100644
> --- a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> +++ b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Zynq UltraScale+ MPSoC and Versal reset
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Zynq UltraScale+ MPSoC and Versal has several different resets.
> diff --git a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> index bb373eb025a5..00f87a558c7d 100644
> --- a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> +++ b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Xilinx SuperSpeed DWC3 USB SoC controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> index 6d4cfd943f58..445183d9d6db 100644
> --- a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> +++ b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> @@ -16,8 +16,9 @@ description:
> USB 2.0 traffic.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> - Michal Simek <michal.simek@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> index 868dffe314bc..a7f75fe36665 100644
> --- a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> +++ b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Xilinx udc controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> --
> 2.34.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 22+ messages in thread
* Re: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
2024-01-19 11:36 ` Radhey Shyam Pandey
@ 2024-01-22 8:37 ` Krzysztof Kozlowski
-1 siblings, 0 replies; 22+ messages in thread
From: Krzysztof Kozlowski @ 2024-01-22 8:37 UTC (permalink / raw)
To: Radhey Shyam Pandey, dlemoal, cassel, robh+dt,
krzysztof.kozlowski+dt, conor+dt, linus.walleij, brgl,
michal.simek, p.zabel, gregkh, piyush.mehta, mubin.sayyed
Cc: linux-ide, devicetree, linux-kernel, linux-gpio,
linux-arm-kernel, linux-usb, git
On 19/01/2024 12:36, Radhey Shyam Pandey wrote:
> As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
> controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
> DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and
> Xilinx udc controller maintainership duties to Mubin and Radhey.
>
> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
> ---
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Best regards,
Krzysztof
^ permalink raw reply [flat|nested] 22+ messages in thread
* Re: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
@ 2024-01-22 8:37 ` Krzysztof Kozlowski
0 siblings, 0 replies; 22+ messages in thread
From: Krzysztof Kozlowski @ 2024-01-22 8:37 UTC (permalink / raw)
To: Radhey Shyam Pandey, dlemoal, cassel, robh+dt,
krzysztof.kozlowski+dt, conor+dt, linus.walleij, brgl,
michal.simek, p.zabel, gregkh, piyush.mehta, mubin.sayyed
Cc: linux-ide, devicetree, linux-kernel, linux-gpio,
linux-arm-kernel, linux-usb, git
On 19/01/2024 12:36, Radhey Shyam Pandey wrote:
> As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
> controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
> DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and
> Xilinx udc controller maintainership duties to Mubin and Radhey.
>
> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
> ---
Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Best regards,
Krzysztof
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 22+ messages in thread
* Re: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
2024-01-19 11:36 ` Radhey Shyam Pandey
@ 2024-01-22 9:36 ` Michal Simek
-1 siblings, 0 replies; 22+ messages in thread
From: Michal Simek @ 2024-01-22 9:36 UTC (permalink / raw)
To: Radhey Shyam Pandey, dlemoal, cassel, robh+dt,
krzysztof.kozlowski+dt, conor+dt, linus.walleij, brgl, p.zabel,
gregkh, piyush.mehta, mubin.sayyed
Cc: linux-ide, devicetree, linux-kernel, linux-gpio,
linux-arm-kernel, linux-usb, git
On 1/19/24 12:36, Radhey Shyam Pandey wrote:
> As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
> controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
> DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and
> Xilinx udc controller maintainership duties to Mubin and Radhey.
>
> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
> ---
> Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml | 3 ++-
> .../devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml | 3 ++-
> Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/microchip,usb5744.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/xlnx,usb2.yaml | 3 ++-
> 6 files changed, 12 insertions(+), 6 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> index b29ce598f9aa..9952e0ef7767 100644
> --- a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> +++ b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Ceva AHCI SATA Controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Ceva SATA controller mostly conforms to the AHCI interface with some
> diff --git a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
> index b1fd632718d4..bb93baa88879 100644
> --- a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
> +++ b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
> @@ -12,7 +12,8 @@ description:
> PS_MODE). Every pin can be configured as input/output.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> index 49db66801429..1f1b42dde94d 100644
> --- a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> +++ b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Zynq UltraScale+ MPSoC and Versal reset
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Zynq UltraScale+ MPSoC and Versal has several different resets.
> diff --git a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> index bb373eb025a5..00f87a558c7d 100644
> --- a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> +++ b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Xilinx SuperSpeed DWC3 USB SoC controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> index 6d4cfd943f58..445183d9d6db 100644
> --- a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> +++ b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> @@ -16,8 +16,9 @@ description:
> USB 2.0 traffic.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> - Michal Simek <michal.simek@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> index 868dffe314bc..a7f75fe36665 100644
> --- a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> +++ b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Xilinx udc controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
Acked-by: Michal Simek <michal.simek@amd.com>
Thanks,
Michal
^ permalink raw reply [flat|nested] 22+ messages in thread
* Re: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
@ 2024-01-22 9:36 ` Michal Simek
0 siblings, 0 replies; 22+ messages in thread
From: Michal Simek @ 2024-01-22 9:36 UTC (permalink / raw)
To: Radhey Shyam Pandey, dlemoal, cassel, robh+dt,
krzysztof.kozlowski+dt, conor+dt, linus.walleij, brgl, p.zabel,
gregkh, piyush.mehta, mubin.sayyed
Cc: linux-ide, devicetree, linux-kernel, linux-gpio,
linux-arm-kernel, linux-usb, git
On 1/19/24 12:36, Radhey Shyam Pandey wrote:
> As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
> controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
> DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and
> Xilinx udc controller maintainership duties to Mubin and Radhey.
>
> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
> ---
> Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml | 3 ++-
> .../devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml | 3 ++-
> Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/microchip,usb5744.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/xlnx,usb2.yaml | 3 ++-
> 6 files changed, 12 insertions(+), 6 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> index b29ce598f9aa..9952e0ef7767 100644
> --- a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> +++ b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Ceva AHCI SATA Controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Ceva SATA controller mostly conforms to the AHCI interface with some
> diff --git a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
> index b1fd632718d4..bb93baa88879 100644
> --- a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
> +++ b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
> @@ -12,7 +12,8 @@ description:
> PS_MODE). Every pin can be configured as input/output.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> index 49db66801429..1f1b42dde94d 100644
> --- a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> +++ b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Zynq UltraScale+ MPSoC and Versal reset
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Zynq UltraScale+ MPSoC and Versal has several different resets.
> diff --git a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> index bb373eb025a5..00f87a558c7d 100644
> --- a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> +++ b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Xilinx SuperSpeed DWC3 USB SoC controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> index 6d4cfd943f58..445183d9d6db 100644
> --- a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> +++ b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> @@ -16,8 +16,9 @@ description:
> USB 2.0 traffic.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> - Michal Simek <michal.simek@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> index 868dffe314bc..a7f75fe36665 100644
> --- a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> +++ b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Xilinx udc controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
Acked-by: Michal Simek <michal.simek@amd.com>
Thanks,
Michal
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 22+ messages in thread
* Re: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
2024-01-19 11:36 ` Radhey Shyam Pandey
@ 2024-01-22 10:20 ` Niklas Cassel
-1 siblings, 0 replies; 22+ messages in thread
From: Niklas Cassel @ 2024-01-22 10:20 UTC (permalink / raw)
To: Radhey Shyam Pandey
Cc: dlemoal, robh+dt, krzysztof.kozlowski+dt, conor+dt,
linus.walleij, brgl, michal.simek, p.zabel, gregkh, piyush.mehta,
mubin.sayyed, linux-ide, devicetree, linux-kernel, linux-gpio,
linux-arm-kernel, linux-usb, git
On Fri, Jan 19, 2024 at 05:06:21PM +0530, Radhey Shyam Pandey wrote:
> As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
> controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
> DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and
> Xilinx udc controller maintainership duties to Mubin and Radhey.
>
> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
> ---
> Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml | 3 ++-
> .../devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml | 3 ++-
> Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/microchip,usb5744.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/xlnx,usb2.yaml | 3 ++-
> 6 files changed, 12 insertions(+), 6 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> index b29ce598f9aa..9952e0ef7767 100644
> --- a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> +++ b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Ceva AHCI SATA Controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Ceva SATA controller mostly conforms to the AHCI interface with some
For ata:
Acked-by: Niklas Cassel <cassel@kernel.org>
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 22+ messages in thread
* Re: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
@ 2024-01-22 10:20 ` Niklas Cassel
0 siblings, 0 replies; 22+ messages in thread
From: Niklas Cassel @ 2024-01-22 10:20 UTC (permalink / raw)
To: Radhey Shyam Pandey
Cc: dlemoal, robh+dt, krzysztof.kozlowski+dt, conor+dt,
linus.walleij, brgl, michal.simek, p.zabel, gregkh, piyush.mehta,
mubin.sayyed, linux-ide, devicetree, linux-kernel, linux-gpio,
linux-arm-kernel, linux-usb, git
On Fri, Jan 19, 2024 at 05:06:21PM +0530, Radhey Shyam Pandey wrote:
> As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
> controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
> DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and
> Xilinx udc controller maintainership duties to Mubin and Radhey.
>
> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
> ---
> Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml | 3 ++-
> .../devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml | 3 ++-
> Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/microchip,usb5744.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/xlnx,usb2.yaml | 3 ++-
> 6 files changed, 12 insertions(+), 6 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> index b29ce598f9aa..9952e0ef7767 100644
> --- a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> +++ b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Ceva AHCI SATA Controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Ceva SATA controller mostly conforms to the AHCI interface with some
For ata:
Acked-by: Niklas Cassel <cassel@kernel.org>
^ permalink raw reply [flat|nested] 22+ messages in thread
* Re: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
2024-01-19 11:36 ` Radhey Shyam Pandey
@ 2024-01-22 10:23 ` Damien Le Moal
-1 siblings, 0 replies; 22+ messages in thread
From: Damien Le Moal @ 2024-01-22 10:23 UTC (permalink / raw)
To: Radhey Shyam Pandey, cassel, robh+dt, krzysztof.kozlowski+dt,
conor+dt, linus.walleij, brgl, michal.simek, p.zabel, gregkh,
piyush.mehta, mubin.sayyed
Cc: linux-ide, devicetree, linux-kernel, linux-gpio,
linux-arm-kernel, linux-usb, git
On 1/19/24 20:36, Radhey Shyam Pandey wrote:
> As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
> controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
> DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and
> Xilinx udc controller maintainership duties to Mubin and Radhey.
>
> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
Acked-by from Mubin is missing.
> ---
> Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml | 3 ++-
> .../devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml | 3 ++-
> Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/microchip,usb5744.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/xlnx,usb2.yaml | 3 ++-
> 6 files changed, 12 insertions(+), 6 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> index b29ce598f9aa..9952e0ef7767 100644
> --- a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> +++ b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Ceva AHCI SATA Controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Ceva SATA controller mostly conforms to the AHCI interface with some
> diff --git a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
> index b1fd632718d4..bb93baa88879 100644
> --- a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
> +++ b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
> @@ -12,7 +12,8 @@ description:
> PS_MODE). Every pin can be configured as input/output.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> index 49db66801429..1f1b42dde94d 100644
> --- a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> +++ b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Zynq UltraScale+ MPSoC and Versal reset
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Zynq UltraScale+ MPSoC and Versal has several different resets.
> diff --git a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> index bb373eb025a5..00f87a558c7d 100644
> --- a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> +++ b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Xilinx SuperSpeed DWC3 USB SoC controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> index 6d4cfd943f58..445183d9d6db 100644
> --- a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> +++ b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> @@ -16,8 +16,9 @@ description:
> USB 2.0 traffic.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> - Michal Simek <michal.simek@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> index 868dffe314bc..a7f75fe36665 100644
> --- a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> +++ b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Xilinx udc controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
--
Damien Le Moal
Western Digital Research
^ permalink raw reply [flat|nested] 22+ messages in thread
* Re: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
@ 2024-01-22 10:23 ` Damien Le Moal
0 siblings, 0 replies; 22+ messages in thread
From: Damien Le Moal @ 2024-01-22 10:23 UTC (permalink / raw)
To: Radhey Shyam Pandey, cassel, robh+dt, krzysztof.kozlowski+dt,
conor+dt, linus.walleij, brgl, michal.simek, p.zabel, gregkh,
piyush.mehta, mubin.sayyed
Cc: linux-ide, devicetree, linux-kernel, linux-gpio,
linux-arm-kernel, linux-usb, git
On 1/19/24 20:36, Radhey Shyam Pandey wrote:
> As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
> controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
> DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and
> Xilinx udc controller maintainership duties to Mubin and Radhey.
>
> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
Acked-by from Mubin is missing.
> ---
> Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml | 3 ++-
> .../devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml | 3 ++-
> Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/microchip,usb5744.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/xlnx,usb2.yaml | 3 ++-
> 6 files changed, 12 insertions(+), 6 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> index b29ce598f9aa..9952e0ef7767 100644
> --- a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> +++ b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Ceva AHCI SATA Controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Ceva SATA controller mostly conforms to the AHCI interface with some
> diff --git a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
> index b1fd632718d4..bb93baa88879 100644
> --- a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
> +++ b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml
> @@ -12,7 +12,8 @@ description:
> PS_MODE). Every pin can be configured as input/output.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> index 49db66801429..1f1b42dde94d 100644
> --- a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> +++ b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Zynq UltraScale+ MPSoC and Versal reset
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Zynq UltraScale+ MPSoC and Versal has several different resets.
> diff --git a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> index bb373eb025a5..00f87a558c7d 100644
> --- a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> +++ b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Xilinx SuperSpeed DWC3 USB SoC controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> index 6d4cfd943f58..445183d9d6db 100644
> --- a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> +++ b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> @@ -16,8 +16,9 @@ description:
> USB 2.0 traffic.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> - Michal Simek <michal.simek@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> index 868dffe314bc..a7f75fe36665 100644
> --- a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> +++ b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Xilinx udc controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
--
Damien Le Moal
Western Digital Research
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 22+ messages in thread
* RE: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
2024-01-19 11:36 ` Radhey Shyam Pandey
(?)
@ 2024-01-22 10:32 ` Sayyed, Mubin
-1 siblings, 0 replies; 22+ messages in thread
From: Sayyed, Mubin @ 2024-01-22 10:32 UTC (permalink / raw)
To: Pandey, Radhey Shyam, dlemoal, cassel, robh+dt,
krzysztof.kozlowski+dt, conor+dt, linus.walleij, brgl, Simek,
Michal, p.zabel, gregkh, Mehta, Piyush, Pandey, Radhey Shyam
Cc: linux-ide, devicetree, linux-kernel, linux-gpio,
linux-arm-kernel, linux-usb, git (AMD-Xilinx)
> -----Original Message-----
> From: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
> Sent: Friday, January 19, 2024 5:06 PM
> To: dlemoal@kernel.org; cassel@kernel.org; robh+dt@kernel.org;
> krzysztof.kozlowski+dt@linaro.org; conor+dt@kernel.org;
> linus.walleij@linaro.org; brgl@bgdev.pl; Simek, Michal
> <michal.simek@amd.com>; p.zabel@pengutronix.de;
> gregkh@linuxfoundation.org; Mehta, Piyush <piyush.mehta@amd.com>;
> Sayyed, Mubin <mubin.sayyed@amd.com>; Pandey, Radhey Shyam
> <radhey.shyam.pandey@amd.com>
> Cc: linux-ide@vger.kernel.org; devicetree@vger.kernel.org; linux-
> kernel@vger.kernel.org; linux-gpio@vger.kernel.org; linux-arm-
> kernel@lists.infradead.org; linux-usb@vger.kernel.org; git (AMD-Xilinx)
> <git@amd.com>
> Subject: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
>
> As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
> controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
> DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and Xilinx
> udc controller maintainership duties to Mubin and Radhey.
>
> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
Acked-by: Mubin Sayyed <mubin.sayyed@amd.com>
Thanks,
Mubin
> ---
> Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml | 3 ++-
> .../devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml | 3 ++-
> Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/microchip,usb5744.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/xlnx,usb2.yaml | 3 ++-
> 6 files changed, 12 insertions(+), 6 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> index b29ce598f9aa..9952e0ef7767 100644
> --- a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> +++ b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Ceva AHCI SATA Controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Ceva SATA controller mostly conforms to the AHCI interface with some
> diff --git a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.yaml b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.yaml
> index b1fd632718d4..bb93baa88879 100644
> --- a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.yaml
> +++ b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.ya
> +++ ml
> @@ -12,7 +12,8 @@ description:
> PS_MODE). Every pin can be configured as input/output.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> index 49db66801429..1f1b42dde94d 100644
> --- a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> +++ b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Zynq UltraScale+ MPSoC and Versal reset
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Zynq UltraScale+ MPSoC and Versal has several different resets.
> diff --git a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> index bb373eb025a5..00f87a558c7d 100644
> --- a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> +++ b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Xilinx SuperSpeed DWC3 USB SoC controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> index 6d4cfd943f58..445183d9d6db 100644
> --- a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> +++ b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> @@ -16,8 +16,9 @@ description:
> USB 2.0 traffic.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> - Michal Simek <michal.simek@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> index 868dffe314bc..a7f75fe36665 100644
> --- a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> +++ b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Xilinx udc controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> --
> 2.34.1
^ permalink raw reply [flat|nested] 22+ messages in thread
* RE: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
@ 2024-01-22 10:32 ` Sayyed, Mubin
0 siblings, 0 replies; 22+ messages in thread
From: Sayyed, Mubin @ 2024-01-22 10:32 UTC (permalink / raw)
To: Pandey, Radhey Shyam, dlemoal, cassel, robh+dt,
krzysztof.kozlowski+dt, conor+dt, linus.walleij, brgl, Simek,
Michal, p.zabel, gregkh, Mehta, Piyush, Pandey, Radhey Shyam
Cc: linux-ide, devicetree, linux-kernel, linux-gpio,
linux-arm-kernel, linux-usb, git (AMD-Xilinx)
> -----Original Message-----
> From: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
> Sent: Friday, January 19, 2024 5:06 PM
> To: dlemoal@kernel.org; cassel@kernel.org; robh+dt@kernel.org;
> krzysztof.kozlowski+dt@linaro.org; conor+dt@kernel.org;
> linus.walleij@linaro.org; brgl@bgdev.pl; Simek, Michal
> <michal.simek@amd.com>; p.zabel@pengutronix.de;
> gregkh@linuxfoundation.org; Mehta, Piyush <piyush.mehta@amd.com>;
> Sayyed, Mubin <mubin.sayyed@amd.com>; Pandey, Radhey Shyam
> <radhey.shyam.pandey@amd.com>
> Cc: linux-ide@vger.kernel.org; devicetree@vger.kernel.org; linux-
> kernel@vger.kernel.org; linux-gpio@vger.kernel.org; linux-arm-
> kernel@lists.infradead.org; linux-usb@vger.kernel.org; git (AMD-Xilinx)
> <git@amd.com>
> Subject: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
>
> As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
> controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
> DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and Xilinx
> udc controller maintainership duties to Mubin and Radhey.
>
> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
Acked-by: Mubin Sayyed <mubin.sayyed@amd.com>
Thanks,
Mubin
> ---
> Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml | 3 ++-
> .../devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml | 3 ++-
> Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/microchip,usb5744.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/xlnx,usb2.yaml | 3 ++-
> 6 files changed, 12 insertions(+), 6 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> index b29ce598f9aa..9952e0ef7767 100644
> --- a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> +++ b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Ceva AHCI SATA Controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Ceva SATA controller mostly conforms to the AHCI interface with some
> diff --git a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.yaml b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.yaml
> index b1fd632718d4..bb93baa88879 100644
> --- a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.yaml
> +++ b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.ya
> +++ ml
> @@ -12,7 +12,8 @@ description:
> PS_MODE). Every pin can be configured as input/output.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> index 49db66801429..1f1b42dde94d 100644
> --- a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> +++ b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Zynq UltraScale+ MPSoC and Versal reset
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Zynq UltraScale+ MPSoC and Versal has several different resets.
> diff --git a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> index bb373eb025a5..00f87a558c7d 100644
> --- a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> +++ b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Xilinx SuperSpeed DWC3 USB SoC controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> index 6d4cfd943f58..445183d9d6db 100644
> --- a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> +++ b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> @@ -16,8 +16,9 @@ description:
> USB 2.0 traffic.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> - Michal Simek <michal.simek@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> index 868dffe314bc..a7f75fe36665 100644
> --- a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> +++ b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Xilinx udc controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> --
> 2.34.1
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 22+ messages in thread
* RE: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
@ 2024-01-22 10:32 ` Sayyed, Mubin
0 siblings, 0 replies; 22+ messages in thread
From: Sayyed, Mubin @ 2024-01-22 10:32 UTC (permalink / raw)
To: Pandey, Radhey Shyam, dlemoal, cassel, robh+dt,
krzysztof.kozlowski+dt, conor+dt, linus.walleij, brgl, Simek,
Michal, p.zabel, gregkh, Mehta, Piyush, Pandey, Radhey Shyam
Cc: linux-ide, devicetree, linux-kernel, linux-gpio,
linux-arm-kernel, linux-usb, git (AMD-Xilinx)
[-- Attachment #1: Type: text/plain, Size: 5765 bytes --]
> -----Original Message-----
> From: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
> Sent: Friday, January 19, 2024 5:06 PM
> To: dlemoal@kernel.org; cassel@kernel.org; robh+dt@kernel.org;
> krzysztof.kozlowski+dt@linaro.org; conor+dt@kernel.org;
> linus.walleij@linaro.org; brgl@bgdev.pl; Simek, Michal
> <michal.simek@amd.com>; p.zabel@pengutronix.de;
> gregkh@linuxfoundation.org; Mehta, Piyush <piyush.mehta@amd.com>;
> Sayyed, Mubin <mubin.sayyed@amd.com>; Pandey, Radhey Shyam
> <radhey.shyam.pandey@amd.com>
> Cc: linux-ide@vger.kernel.org; devicetree@vger.kernel.org; linux-
> kernel@vger.kernel.org; linux-gpio@vger.kernel.org; linux-arm-
> kernel@lists.infradead.org; linux-usb@vger.kernel.org; git (AMD-Xilinx)
> <git@amd.com>
> Subject: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
>
> As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
> controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
> DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and Xilinx
> udc controller maintainership duties to Mubin and Radhey.
>
> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
Acked-by: Mubin Sayyed <mubin.sayyed@amd.com>
Thanks,
Mubin
> ---
> Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml | 3 ++-
> .../devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml | 3 ++-
> Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/microchip,usb5744.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/xlnx,usb2.yaml | 3 ++-
> 6 files changed, 12 insertions(+), 6 deletions(-)
>
> diff --git a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> index b29ce598f9aa..9952e0ef7767 100644
> --- a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> +++ b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Ceva AHCI SATA Controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Ceva SATA controller mostly conforms to the AHCI interface with some
> diff --git a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.yaml b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.yaml
> index b1fd632718d4..bb93baa88879 100644
> --- a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.yaml
> +++ b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.ya
> +++ ml
> @@ -12,7 +12,8 @@ description:
> PS_MODE). Every pin can be configured as input/output.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> index 49db66801429..1f1b42dde94d 100644
> --- a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> +++ b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Zynq UltraScale+ MPSoC and Versal reset
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> description: |
> The Zynq UltraScale+ MPSoC and Versal has several different resets.
> diff --git a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> index bb373eb025a5..00f87a558c7d 100644
> --- a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> +++ b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Xilinx SuperSpeed DWC3 USB SoC controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> index 6d4cfd943f58..445183d9d6db 100644
> --- a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> +++ b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> @@ -16,8 +16,9 @@ description:
> USB 2.0 traffic.
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> - Michal Simek <michal.simek@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> diff --git a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> index 868dffe314bc..a7f75fe36665 100644
> --- a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> +++ b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
> title: Xilinx udc controller
>
> maintainers:
> - - Piyush Mehta <piyush.mehta@amd.com>
> + - Mubin Sayyed <mubin.sayyed@amd.com>
> + - Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
>
> properties:
> compatible:
> --
> 2.34.1
[-- Attachment #2: winmail.dat --]
[-- Type: application/ms-tnef, Size: 15565 bytes --]
^ permalink raw reply [flat|nested] 22+ messages in thread
* Re: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
2024-01-19 11:36 ` Radhey Shyam Pandey
@ 2024-01-25 3:28 ` Rob Herring
-1 siblings, 0 replies; 22+ messages in thread
From: Rob Herring @ 2024-01-25 3:28 UTC (permalink / raw)
To: Radhey Shyam Pandey
Cc: linus.walleij, devicetree, cassel, git, dlemoal, linux-ide,
gregkh, p.zabel, conor+dt, linux-usb, krzysztof.kozlowski+dt,
linux-kernel, linux-arm-kernel, mubin.sayyed, robh+dt,
linux-gpio, piyush.mehta, michal.simek, brgl
On Fri, 19 Jan 2024 17:06:21 +0530, Radhey Shyam Pandey wrote:
> As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
> controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
> DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and
> Xilinx udc controller maintainership duties to Mubin and Radhey.
>
> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
> ---
> Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml | 3 ++-
> .../devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml | 3 ++-
> Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/microchip,usb5744.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/xlnx,usb2.yaml | 3 ++-
> 6 files changed, 12 insertions(+), 6 deletions(-)
>
Applied, thanks!
^ permalink raw reply [flat|nested] 22+ messages in thread
* Re: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
@ 2024-01-25 3:28 ` Rob Herring
0 siblings, 0 replies; 22+ messages in thread
From: Rob Herring @ 2024-01-25 3:28 UTC (permalink / raw)
To: Radhey Shyam Pandey
Cc: linus.walleij, devicetree, cassel, git, dlemoal, linux-ide,
gregkh, p.zabel, conor+dt, linux-usb, krzysztof.kozlowski+dt,
linux-kernel, linux-arm-kernel, mubin.sayyed, robh+dt,
linux-gpio, piyush.mehta, michal.simek, brgl
On Fri, 19 Jan 2024 17:06:21 +0530, Radhey Shyam Pandey wrote:
> As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
> controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
> DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and
> Xilinx udc controller maintainership duties to Mubin and Radhey.
>
> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey@amd.com>
> ---
> Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml | 3 ++-
> .../devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml | 3 ++-
> Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/microchip,usb5744.yaml | 3 ++-
> Documentation/devicetree/bindings/usb/xlnx,usb2.yaml | 3 ++-
> 6 files changed, 12 insertions(+), 6 deletions(-)
>
Applied, thanks!
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 22+ messages in thread
end of thread, other threads:[~2024-01-25 3:29 UTC | newest]
Thread overview: 22+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2024-01-19 11:36 [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership Radhey Shyam Pandey
2024-01-19 11:36 ` Radhey Shyam Pandey
2024-01-19 11:53 ` Bartosz Golaszewski
2024-01-19 11:53 ` Bartosz Golaszewski
2024-01-19 12:31 ` Greg KH
2024-01-19 12:31 ` Greg KH
2024-01-22 4:54 ` Mehta, Piyush
2024-01-22 4:54 ` Mehta, Piyush
2024-01-22 4:54 ` Mehta, Piyush
2024-01-22 8:37 ` Krzysztof Kozlowski
2024-01-22 8:37 ` Krzysztof Kozlowski
2024-01-22 9:36 ` Michal Simek
2024-01-22 9:36 ` Michal Simek
2024-01-22 10:20 ` Niklas Cassel
2024-01-22 10:20 ` Niklas Cassel
2024-01-22 10:23 ` Damien Le Moal
2024-01-22 10:23 ` Damien Le Moal
2024-01-22 10:32 ` Sayyed, Mubin
2024-01-22 10:32 ` Sayyed, Mubin
2024-01-22 10:32 ` Sayyed, Mubin
2024-01-25 3:28 ` Rob Herring
2024-01-25 3:28 ` Rob Herring
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.