All of lore.kernel.org
 help / color / mirror / Atom feed
From: Anand Moon <linux.amoon@gmail.com>
To: Krzysztof Kozlowski <k.kozlowski@samsung.com>
Cc: Kukjin Kim <kgene@kernel.org>,
	Javier Martinez Canillas <javier@osg.samsung.com>,
	Lukasz Majewski <l.majewski@samsung.com>,
	Jaehoon Chung <jh80.chung@samsung.com>,
	devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
	"linux-samsung-soc@vger.kernel.org" 
	<linux-samsung-soc@vger.kernel.org>,
	Linux Kernel <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH 3/3] ARM: dts: exynos5422-odroidxu3: Added UHS-I bus speed support
Date: Tue, 13 Oct 2015 21:57:23 +0530	[thread overview]
Message-ID: <CANAwSgRBzFqHB98wSQnQu-ggGqRT2H6wC415wULXVhPg0uw_3A@mail.gmail.com> (raw)
In-Reply-To: <561C7DF1.6000609@samsung.com>

Hi Krzysztof,

On 13 October 2015 at 09:13, Krzysztof Kozlowski
<k.kozlowski@samsung.com> wrote:
>
> On 13.10.2015 12:08, Anand Moon wrote:
> > Hi Krzysztof,
> >
> > On 13 October 2015 at 05:44, Krzysztof Kozlowski
> > <k.kozlowski@samsung.com> wrote:
> >> On 13.10.2015 00:32, Anand Moon wrote:
> >>> Hi Krzysztof,
> >>>
> >>> On 12 October 2015 at 11:14, Krzysztof Kozlowski
> >>> <k.kozlowski@samsung.com> wrote:
> >>>> On 12.10.2015 00:46, Anand Moon wrote:
> >>>>> Added support for UHS-I bus speed 50MB/s (SDR50, DDR50) 104MB/s (SDR104)
> >>>>
> >>>> This description is not entirely correct. The MMC driver already
> >>>> supports these UHS speeds (you did not any code) so you rather enabled
> >>>> it (description of bindings says "is supported").
> >>>>
> >>>> You mentioned DDR50 but I don't see respective property below.
> >>>>
> >>>> How do you know that these modes are really supported? I don't know. Can
> >>>> you convince me?
> >>>
> >>> Setting this DDR50 capability give me this error. That's the reason to
> >>> drop this capability.
> >>
> >> But you mentioned it in commit message! "Added support for UHS-I ...
> >> (DDR50)"
> >>
> >> In the same time dropping DDR50 is not an sufficient proof that "SDR50
> >> and SDR104 are really supported".
> >>
> >
> > These changes are related to the microSD card capabilities.
> > So SDR50 have better frequency over DDR50. On the same Sandisk card.
> >
> > When the card select the capability for DDR50
> > ---------------------------------------------------
> > [    4.001477] mmc_host mmc1: Bus speed (slot 0) = 50000000Hz (slot
> > req 50000000Hz, actual 50000000HZ div = 0)
> > [    4.001604] mmc1: new ultra high speed DDR50 SDHC card at address aaaa
> > [    4.004505] mmcblk0: mmc1:aaaa SL32G 29.7 GiB
> > [    4.009179] mmcblk0: error -110 sending status command, retrying
> > [    4.009271] mmcblk0: error -115 sending stop command, original cmd
> > response 0x900, card status 0x900
> > [    4.009275] mmcblk0: error -84 transferring data, sector 0, nr 8,
> > cmd response 0x900, card status 0x0
> > [    4.025563] mmc_host mmc1: Bus speed (slot 0) = 50000000Hz (slot
> > req 400000Hz, actual 396825HZ div = 63)
> > [    4.067770] Console: switching to colour frame buffer device 274x77
> > [    4.098782] mmc_host mmc1: Bus speed (slot 0) = 50000000Hz (slot
> > req 50000000Hz, actual 50000000HZ div = 0)
> > [    4.099692] mmc1: tried to reset card
> > [    4.101332]  mmcblk0: p1 p2
> >
> >
> > When the card select the capability for SDR50
> > ---------------------------------------------------------------------------------
> > [ 2.439806] mmc_host mmc1: Bus speed (slot 0) = 100000000Hz (slot req
> > 100000000Hz, actual 100000000HZ div = 0)
> > [ 2.449729] mmc1: new ultra high speed SDR50 SDHC card at address aaaa
> > [ 2.455984] mmcblk0: mmc1:aaaa SL32G 29.7 GiB
> > [ 2.461743] mmcblk0: p1 p2
> >
> > Which will relate to better read/write speed.
>
> Which is not an answer to my question. To none of my previous questions.
>

Basically UHS-I capability  (sd-uhs-sdr12, sd-uhs-sdr25, sd-uhs-sdr50,
sd-uhs-sdr104) help tune speed supported for mmc

I have tired to compare the speed on high speed UHS-I vs ultra high
speed UHS-I using izone utility.

[    2.572469] mmc_host mmc1: Bus speed (slot 0) = 50000000Hz (slot
req 50000000Hz, actual 50000000HZ div = 0)
[    2.572609] mmc1: new high speed SDHC card at address aaaa

      Command line used: ./iozone -L64 -S32 -azecwI -+n -r4k -r64k
-r128k -s10M -i0 -i1 -i2 -f datafile -Rb out.xls
        Output is in kBytes/sec
        Time Resolution = 0.000001 seconds.
        Processor cache size set to 32 kBytes.
        Processor cache line size set to 64 bytes.
        File stride size set to 17 * record size.
                                                              random
 random     bkwd    record    stride
              kB  reclen    write  rewrite    read    reread    read
  write     read   rewrite      read   fwrite frewrite    fread
freread
           10240       4     1631        0     6556        0     5538      982
           10240      64     8828        0    18897        0    17994      303
           10240     128     6269        0    20670        0    20128     1096
---------------------------------------------------------------------------------------------------------
[    2.613761] mmc_host mmc1: Bus speed (slot 0) = 100000000Hz (slot
req 100000000Hz, actual 100000000HZ div = 0)
[    2.623573] mmc1: new ultra high speed SDR50 SDHC card at address aaaa

        Command line used: ./iozone -L64 -S32 -azecwI -+n -r4k -r64k
-r128k -s10M -i0 -i1 -i2 -f datafile -Rb out.xls
        Output is in kBytes/sec
        Time Resolution = 0.000001 seconds.
        Processor cache size set to 32 kBytes.
        Processor cache line size set to 64 bytes.
        File stride size set to 17 * record size.
                                                              random
 random     bkwd    record    stride
              kB  reclen    write  rewrite    read    reread    read
  write     read   rewrite      read   fwrite frewrite    fread
freread
           10240       4     1809        0     7507        0     5233      859
           10240      64    11622        0    31250        0    28072      516
           10240     128     4320        0    34417        0    32509     1148

My observation is that their slight increase in read/write operation.

Hope I have tried to answer you query. If I am wrong please let me know.

-Anand Moon

>
> Best regards,
> Krzysztof

WARNING: multiple messages have this Message-ID (diff)
From: Anand Moon <linux.amoon-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
To: Krzysztof Kozlowski
	<k.kozlowski-Sze3O3UU22JBDgjK7y7TUQ@public.gmane.org>
Cc: Kukjin Kim <kgene-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>,
	Javier Martinez Canillas
	<javier-JPH+aEBZ4P+UEJcrhfAQsw@public.gmane.org>,
	Lukasz Majewski
	<l.majewski-Sze3O3UU22JBDgjK7y7TUQ@public.gmane.org>,
	Jaehoon Chung
	<jh80.chung-Sze3O3UU22JBDgjK7y7TUQ@public.gmane.org>,
	devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
	linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org,
	"linux-samsung-soc-u79uwXL29TY76Z2rM5mHXA@public.gmane.org"
	<linux-samsung-soc-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>,
	Linux Kernel
	<linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>
Subject: Re: [PATCH 3/3] ARM: dts: exynos5422-odroidxu3: Added UHS-I bus speed support
Date: Tue, 13 Oct 2015 21:57:23 +0530	[thread overview]
Message-ID: <CANAwSgRBzFqHB98wSQnQu-ggGqRT2H6wC415wULXVhPg0uw_3A@mail.gmail.com> (raw)
In-Reply-To: <561C7DF1.6000609-Sze3O3UU22JBDgjK7y7TUQ@public.gmane.org>

Hi Krzysztof,

On 13 October 2015 at 09:13, Krzysztof Kozlowski
<k.kozlowski-Sze3O3UU22JBDgjK7y7TUQ@public.gmane.org> wrote:
>
> On 13.10.2015 12:08, Anand Moon wrote:
> > Hi Krzysztof,
> >
> > On 13 October 2015 at 05:44, Krzysztof Kozlowski
> > <k.kozlowski-Sze3O3UU22JBDgjK7y7TUQ@public.gmane.org> wrote:
> >> On 13.10.2015 00:32, Anand Moon wrote:
> >>> Hi Krzysztof,
> >>>
> >>> On 12 October 2015 at 11:14, Krzysztof Kozlowski
> >>> <k.kozlowski-Sze3O3UU22JBDgjK7y7TUQ@public.gmane.org> wrote:
> >>>> On 12.10.2015 00:46, Anand Moon wrote:
> >>>>> Added support for UHS-I bus speed 50MB/s (SDR50, DDR50) 104MB/s (SDR104)
> >>>>
> >>>> This description is not entirely correct. The MMC driver already
> >>>> supports these UHS speeds (you did not any code) so you rather enabled
> >>>> it (description of bindings says "is supported").
> >>>>
> >>>> You mentioned DDR50 but I don't see respective property below.
> >>>>
> >>>> How do you know that these modes are really supported? I don't know. Can
> >>>> you convince me?
> >>>
> >>> Setting this DDR50 capability give me this error. That's the reason to
> >>> drop this capability.
> >>
> >> But you mentioned it in commit message! "Added support for UHS-I ...
> >> (DDR50)"
> >>
> >> In the same time dropping DDR50 is not an sufficient proof that "SDR50
> >> and SDR104 are really supported".
> >>
> >
> > These changes are related to the microSD card capabilities.
> > So SDR50 have better frequency over DDR50. On the same Sandisk card.
> >
> > When the card select the capability for DDR50
> > ---------------------------------------------------
> > [    4.001477] mmc_host mmc1: Bus speed (slot 0) = 50000000Hz (slot
> > req 50000000Hz, actual 50000000HZ div = 0)
> > [    4.001604] mmc1: new ultra high speed DDR50 SDHC card at address aaaa
> > [    4.004505] mmcblk0: mmc1:aaaa SL32G 29.7 GiB
> > [    4.009179] mmcblk0: error -110 sending status command, retrying
> > [    4.009271] mmcblk0: error -115 sending stop command, original cmd
> > response 0x900, card status 0x900
> > [    4.009275] mmcblk0: error -84 transferring data, sector 0, nr 8,
> > cmd response 0x900, card status 0x0
> > [    4.025563] mmc_host mmc1: Bus speed (slot 0) = 50000000Hz (slot
> > req 400000Hz, actual 396825HZ div = 63)
> > [    4.067770] Console: switching to colour frame buffer device 274x77
> > [    4.098782] mmc_host mmc1: Bus speed (slot 0) = 50000000Hz (slot
> > req 50000000Hz, actual 50000000HZ div = 0)
> > [    4.099692] mmc1: tried to reset card
> > [    4.101332]  mmcblk0: p1 p2
> >
> >
> > When the card select the capability for SDR50
> > ---------------------------------------------------------------------------------
> > [ 2.439806] mmc_host mmc1: Bus speed (slot 0) = 100000000Hz (slot req
> > 100000000Hz, actual 100000000HZ div = 0)
> > [ 2.449729] mmc1: new ultra high speed SDR50 SDHC card at address aaaa
> > [ 2.455984] mmcblk0: mmc1:aaaa SL32G 29.7 GiB
> > [ 2.461743] mmcblk0: p1 p2
> >
> > Which will relate to better read/write speed.
>
> Which is not an answer to my question. To none of my previous questions.
>

Basically UHS-I capability  (sd-uhs-sdr12, sd-uhs-sdr25, sd-uhs-sdr50,
sd-uhs-sdr104) help tune speed supported for mmc

I have tired to compare the speed on high speed UHS-I vs ultra high
speed UHS-I using izone utility.

[    2.572469] mmc_host mmc1: Bus speed (slot 0) = 50000000Hz (slot
req 50000000Hz, actual 50000000HZ div = 0)
[    2.572609] mmc1: new high speed SDHC card at address aaaa

      Command line used: ./iozone -L64 -S32 -azecwI -+n -r4k -r64k
-r128k -s10M -i0 -i1 -i2 -f datafile -Rb out.xls
        Output is in kBytes/sec
        Time Resolution = 0.000001 seconds.
        Processor cache size set to 32 kBytes.
        Processor cache line size set to 64 bytes.
        File stride size set to 17 * record size.
                                                              random
 random     bkwd    record    stride
              kB  reclen    write  rewrite    read    reread    read
  write     read   rewrite      read   fwrite frewrite    fread
freread
           10240       4     1631        0     6556        0     5538      982
           10240      64     8828        0    18897        0    17994      303
           10240     128     6269        0    20670        0    20128     1096
---------------------------------------------------------------------------------------------------------
[    2.613761] mmc_host mmc1: Bus speed (slot 0) = 100000000Hz (slot
req 100000000Hz, actual 100000000HZ div = 0)
[    2.623573] mmc1: new ultra high speed SDR50 SDHC card at address aaaa

        Command line used: ./iozone -L64 -S32 -azecwI -+n -r4k -r64k
-r128k -s10M -i0 -i1 -i2 -f datafile -Rb out.xls
        Output is in kBytes/sec
        Time Resolution = 0.000001 seconds.
        Processor cache size set to 32 kBytes.
        Processor cache line size set to 64 bytes.
        File stride size set to 17 * record size.
                                                              random
 random     bkwd    record    stride
              kB  reclen    write  rewrite    read    reread    read
  write     read   rewrite      read   fwrite frewrite    fread
freread
           10240       4     1809        0     7507        0     5233      859
           10240      64    11622        0    31250        0    28072      516
           10240     128     4320        0    34417        0    32509     1148

My observation is that their slight increase in read/write operation.

Hope I have tried to answer you query. If I am wrong please let me know.

-Anand Moon

>
> Best regards,
> Krzysztof
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html

WARNING: multiple messages have this Message-ID (diff)
From: linux.amoon@gmail.com (Anand Moon)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH 3/3] ARM: dts: exynos5422-odroidxu3: Added UHS-I bus speed support
Date: Tue, 13 Oct 2015 21:57:23 +0530	[thread overview]
Message-ID: <CANAwSgRBzFqHB98wSQnQu-ggGqRT2H6wC415wULXVhPg0uw_3A@mail.gmail.com> (raw)
In-Reply-To: <561C7DF1.6000609@samsung.com>

Hi Krzysztof,

On 13 October 2015 at 09:13, Krzysztof Kozlowski
<k.kozlowski@samsung.com> wrote:
>
> On 13.10.2015 12:08, Anand Moon wrote:
> > Hi Krzysztof,
> >
> > On 13 October 2015 at 05:44, Krzysztof Kozlowski
> > <k.kozlowski@samsung.com> wrote:
> >> On 13.10.2015 00:32, Anand Moon wrote:
> >>> Hi Krzysztof,
> >>>
> >>> On 12 October 2015 at 11:14, Krzysztof Kozlowski
> >>> <k.kozlowski@samsung.com> wrote:
> >>>> On 12.10.2015 00:46, Anand Moon wrote:
> >>>>> Added support for UHS-I bus speed 50MB/s (SDR50, DDR50) 104MB/s (SDR104)
> >>>>
> >>>> This description is not entirely correct. The MMC driver already
> >>>> supports these UHS speeds (you did not any code) so you rather enabled
> >>>> it (description of bindings says "is supported").
> >>>>
> >>>> You mentioned DDR50 but I don't see respective property below.
> >>>>
> >>>> How do you know that these modes are really supported? I don't know. Can
> >>>> you convince me?
> >>>
> >>> Setting this DDR50 capability give me this error. That's the reason to
> >>> drop this capability.
> >>
> >> But you mentioned it in commit message! "Added support for UHS-I ...
> >> (DDR50)"
> >>
> >> In the same time dropping DDR50 is not an sufficient proof that "SDR50
> >> and SDR104 are really supported".
> >>
> >
> > These changes are related to the microSD card capabilities.
> > So SDR50 have better frequency over DDR50. On the same Sandisk card.
> >
> > When the card select the capability for DDR50
> > ---------------------------------------------------
> > [    4.001477] mmc_host mmc1: Bus speed (slot 0) = 50000000Hz (slot
> > req 50000000Hz, actual 50000000HZ div = 0)
> > [    4.001604] mmc1: new ultra high speed DDR50 SDHC card at address aaaa
> > [    4.004505] mmcblk0: mmc1:aaaa SL32G 29.7 GiB
> > [    4.009179] mmcblk0: error -110 sending status command, retrying
> > [    4.009271] mmcblk0: error -115 sending stop command, original cmd
> > response 0x900, card status 0x900
> > [    4.009275] mmcblk0: error -84 transferring data, sector 0, nr 8,
> > cmd response 0x900, card status 0x0
> > [    4.025563] mmc_host mmc1: Bus speed (slot 0) = 50000000Hz (slot
> > req 400000Hz, actual 396825HZ div = 63)
> > [    4.067770] Console: switching to colour frame buffer device 274x77
> > [    4.098782] mmc_host mmc1: Bus speed (slot 0) = 50000000Hz (slot
> > req 50000000Hz, actual 50000000HZ div = 0)
> > [    4.099692] mmc1: tried to reset card
> > [    4.101332]  mmcblk0: p1 p2
> >
> >
> > When the card select the capability for SDR50
> > ---------------------------------------------------------------------------------
> > [ 2.439806] mmc_host mmc1: Bus speed (slot 0) = 100000000Hz (slot req
> > 100000000Hz, actual 100000000HZ div = 0)
> > [ 2.449729] mmc1: new ultra high speed SDR50 SDHC card at address aaaa
> > [ 2.455984] mmcblk0: mmc1:aaaa SL32G 29.7 GiB
> > [ 2.461743] mmcblk0: p1 p2
> >
> > Which will relate to better read/write speed.
>
> Which is not an answer to my question. To none of my previous questions.
>

Basically UHS-I capability  (sd-uhs-sdr12, sd-uhs-sdr25, sd-uhs-sdr50,
sd-uhs-sdr104) help tune speed supported for mmc

I have tired to compare the speed on high speed UHS-I vs ultra high
speed UHS-I using izone utility.

[    2.572469] mmc_host mmc1: Bus speed (slot 0) = 50000000Hz (slot
req 50000000Hz, actual 50000000HZ div = 0)
[    2.572609] mmc1: new high speed SDHC card at address aaaa

      Command line used: ./iozone -L64 -S32 -azecwI -+n -r4k -r64k
-r128k -s10M -i0 -i1 -i2 -f datafile -Rb out.xls
        Output is in kBytes/sec
        Time Resolution = 0.000001 seconds.
        Processor cache size set to 32 kBytes.
        Processor cache line size set to 64 bytes.
        File stride size set to 17 * record size.
                                                              random
 random     bkwd    record    stride
              kB  reclen    write  rewrite    read    reread    read
  write     read   rewrite      read   fwrite frewrite    fread
freread
           10240       4     1631        0     6556        0     5538      982
           10240      64     8828        0    18897        0    17994      303
           10240     128     6269        0    20670        0    20128     1096
---------------------------------------------------------------------------------------------------------
[    2.613761] mmc_host mmc1: Bus speed (slot 0) = 100000000Hz (slot
req 100000000Hz, actual 100000000HZ div = 0)
[    2.623573] mmc1: new ultra high speed SDR50 SDHC card at address aaaa

        Command line used: ./iozone -L64 -S32 -azecwI -+n -r4k -r64k
-r128k -s10M -i0 -i1 -i2 -f datafile -Rb out.xls
        Output is in kBytes/sec
        Time Resolution = 0.000001 seconds.
        Processor cache size set to 32 kBytes.
        Processor cache line size set to 64 bytes.
        File stride size set to 17 * record size.
                                                              random
 random     bkwd    record    stride
              kB  reclen    write  rewrite    read    reread    read
  write     read   rewrite      read   fwrite frewrite    fread
freread
           10240       4     1809        0     7507        0     5233      859
           10240      64    11622        0    31250        0    28072      516
           10240     128     4320        0    34417        0    32509     1148

My observation is that their slight increase in read/write operation.

Hope I have tried to answer you query. If I am wrong please let me know.

-Anand Moon

>
> Best regards,
> Krzysztof

  parent reply	other threads:[~2015-10-13 16:27 UTC|newest]

Thread overview: 138+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2015-10-11 15:46 [PATCH 1/3] ARM: dts: exynos5422-odroidxu3: use cd-gpio method to detect sd-card Anand Moon
2015-10-11 15:46 ` Anand Moon
2015-10-11 15:46 ` [PATCH 2/3] ARM: dts: use vmmc-supply of emmc/sd for exynos5422-odroidxu3 Anand Moon
2015-10-11 15:46   ` Anand Moon
2015-10-12  4:42   ` Krzysztof Kozlowski
2015-10-12  4:42     ` Krzysztof Kozlowski
2015-10-12  5:49     ` Krzysztof Kozlowski
2015-10-12  5:49       ` Krzysztof Kozlowski
2015-10-12 11:08       ` Anand Moon
2015-10-12 11:08         ` Anand Moon
2015-10-12 11:08         ` Anand Moon
2015-10-12 12:13         ` Krzysztof Kozlowski
2015-10-12 12:13           ` Krzysztof Kozlowski
2015-10-12 12:13           ` Krzysztof Kozlowski
2015-10-12 14:33           ` Anand Moon
2015-10-12 14:33             ` Anand Moon
2015-10-13  0:10             ` Krzysztof Kozlowski
2015-10-13  0:10               ` Krzysztof Kozlowski
2015-10-13  2:29               ` Anand Moon
2015-10-13  2:29                 ` Anand Moon
2015-10-13  2:39                 ` Jaehoon Chung
2015-10-13  2:39                   ` Jaehoon Chung
2015-10-13  2:45                   ` Anand Moon
2015-10-13  2:45                     ` Anand Moon
2015-10-13  2:45                     ` Anand Moon
2015-10-11 15:46 ` [PATCH 3/3] ARM: dts: exynos5422-odroidxu3: Added UHS-I bus speed support Anand Moon
2015-10-11 15:46   ` Anand Moon
2015-10-12  5:44   ` Krzysztof Kozlowski
2015-10-12  5:44     ` Krzysztof Kozlowski
2015-10-12  5:44     ` Krzysztof Kozlowski
2015-10-12 10:46     ` Anand Moon
2015-10-12 10:46       ` Anand Moon
2015-10-12 10:46       ` Anand Moon
2015-10-12 10:51       ` Jaehoon Chung
2015-10-12 10:51         ` Jaehoon Chung
2015-10-12 10:51         ` Jaehoon Chung
2015-10-12 11:23         ` Anand Moon
2015-10-12 11:23           ` Anand Moon
2015-10-12 11:23           ` Anand Moon
2015-10-12 12:42       ` Krzysztof Kozlowski
2015-10-12 12:42         ` Krzysztof Kozlowski
2015-10-12 12:42         ` Krzysztof Kozlowski
2015-10-12 13:04         ` Jaehoon Chung
2015-10-12 13:04           ` Jaehoon Chung
2015-10-12 13:04           ` Jaehoon Chung
2015-10-12 13:16           ` Krzysztof Kozlowski
2015-10-12 13:16             ` Krzysztof Kozlowski
2015-10-12 13:16             ` Krzysztof Kozlowski
2015-10-13  2:28             ` Jaehoon Chung
2015-10-13  2:28               ` Jaehoon Chung
2015-10-13  2:28               ` Jaehoon Chung
2015-10-12 15:32     ` Anand Moon
2015-10-12 15:32       ` Anand Moon
2015-10-12 15:32       ` Anand Moon
2015-10-13  0:14       ` Krzysztof Kozlowski
2015-10-13  0:14         ` Krzysztof Kozlowski
2015-10-13  0:14         ` Krzysztof Kozlowski
2015-10-13  3:08         ` Anand Moon
2015-10-13  3:08           ` Anand Moon
2015-10-13  3:08           ` Anand Moon
2015-10-13  3:43           ` Krzysztof Kozlowski
2015-10-13  3:43             ` Krzysztof Kozlowski
2015-10-13  3:43             ` Krzysztof Kozlowski
2015-10-13  3:49             ` Anand Moon
2015-10-13  3:49               ` Anand Moon
2015-10-13  3:49               ` Anand Moon
2015-10-13 16:27             ` Anand Moon [this message]
2015-10-13 16:27               ` Anand Moon
2015-10-13 16:27               ` Anand Moon
2015-10-13 23:59               ` Krzysztof Kozlowski
2015-10-13 23:59                 ` Krzysztof Kozlowski
2015-10-13 23:59                 ` Krzysztof Kozlowski
2015-10-14  1:06                 ` Alim Akhtar
2015-10-14  1:06                   ` Alim Akhtar
2015-10-14  1:06                   ` Alim Akhtar
2015-10-14  1:15                   ` Krzysztof Kozlowski
2015-10-14  1:15                     ` Krzysztof Kozlowski
2015-10-14  1:15                     ` Krzysztof Kozlowski
2015-10-14  1:40                     ` Jaehoon Chung
2015-10-14  1:40                       ` Jaehoon Chung
2015-10-14  1:40                       ` Jaehoon Chung
2015-10-14  1:52                       ` Krzysztof Kozlowski
2015-10-14  1:52                         ` Krzysztof Kozlowski
2015-10-14  1:52                         ` Krzysztof Kozlowski
2015-10-14  2:08                         ` Alim Akhtar
2015-10-14  2:08                           ` Alim Akhtar
2015-10-14  2:08                           ` Alim Akhtar
2015-10-14  2:13                     ` Alim Akhtar
2015-10-14  2:13                       ` Alim Akhtar
2015-10-14  2:13                       ` Alim Akhtar
2015-10-14  2:20                       ` Krzysztof Kozlowski
2015-10-14  2:20                         ` Krzysztof Kozlowski
2015-10-14  2:20                         ` Krzysztof Kozlowski
2015-10-14  2:26                         ` Alim Akhtar
2015-10-14  2:26                           ` Alim Akhtar
2015-10-14  2:26                           ` Alim Akhtar
2015-10-14 22:40                   ` Doug Anderson
2015-10-14 22:40                     ` Doug Anderson
2015-10-14 22:40                     ` Doug Anderson
2015-10-19 10:11                     ` Anand Moon
2015-10-19 10:11                       ` Anand Moon
2015-10-19 10:11                       ` Anand Moon
2015-10-19 13:43                       ` Krzysztof Kozlowski
2015-10-19 13:43                         ` Krzysztof Kozlowski
2015-10-19 13:43                         ` Krzysztof Kozlowski
2015-10-19 15:11                       ` Doug Anderson
2015-10-19 15:11                         ` Doug Anderson
2015-10-19 15:11                         ` Doug Anderson
2015-10-14  3:58                 ` Anand Moon
2015-10-14  3:58                   ` Anand Moon
2015-10-14  3:58                   ` Anand Moon
2015-10-14  4:18                   ` Krzysztof Kozlowski
2015-10-14  4:18                     ` Krzysztof Kozlowski
2015-10-14  4:18                     ` Krzysztof Kozlowski
2015-10-21 10:28                   ` Jaehoon Chung
2015-10-21 10:28                     ` Jaehoon Chung
2015-10-21 10:28                     ` Jaehoon Chung
2015-10-12  4:29 ` [PATCH 1/3] ARM: dts: exynos5422-odroidxu3: use cd-gpio method to detect sd-card Krzysztof Kozlowski
2015-10-12  4:29   ` Krzysztof Kozlowski
2015-10-12  4:43   ` Jaehoon Chung
2015-10-12  4:43     ` Jaehoon Chung
2015-10-12 14:47     ` Anand Moon
2015-10-12 14:47       ` Anand Moon
2015-10-13  0:12       ` Krzysztof Kozlowski
2015-10-13  0:12         ` Krzysztof Kozlowski
2015-10-13  0:12         ` Krzysztof Kozlowski
2015-10-13  2:06         ` Jaehoon Chung
2015-10-13  2:06           ` Jaehoon Chung
2015-10-13  2:06           ` Jaehoon Chung
2015-10-13  3:21           ` Anand Moon
2015-10-13  3:21             ` Anand Moon
2015-10-13  3:21             ` Anand Moon
2015-10-13  4:07           ` Anand Moon
2015-10-13  4:07             ` Anand Moon
2015-10-13  4:07             ` Anand Moon
2015-10-13  2:41         ` Anand Moon
2015-10-13  2:41           ` Anand Moon
2015-10-13  2:41           ` Anand Moon

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=CANAwSgRBzFqHB98wSQnQu-ggGqRT2H6wC415wULXVhPg0uw_3A@mail.gmail.com \
    --to=linux.amoon@gmail.com \
    --cc=devicetree@vger.kernel.org \
    --cc=javier@osg.samsung.com \
    --cc=jh80.chung@samsung.com \
    --cc=k.kozlowski@samsung.com \
    --cc=kgene@kernel.org \
    --cc=l.majewski@samsung.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-samsung-soc@vger.kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.