All of lore.kernel.org
 help / color / mirror / Atom feed
From: Suresh Gupta <suresh.gupta@nxp.com>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH] LS2081ARDB: Enable CONFIG_SPI_FLASH_BAR option
Date: Mon, 15 May 2017 06:50:53 +0000	[thread overview]
Message-ID: <DB5PR04MB135005CE1623E79EF2FE506780E10@DB5PR04MB1350.eurprd04.prod.outlook.com> (raw)
In-Reply-To: <4c804621-ff3b-90d9-0d47-105c33790c16@nxp.com>



> -----Original Message-----
> From: York Sun [mailto:york.sun at nxp.com]
> Sent: Friday, May 12, 2017 11:51 PM
> To: Yogesh Narayan Gaur <yogeshnarayan.gaur@nxp.com>; Suresh Gupta
> <suresh.gupta@nxp.com>
> Cc: u-boot at lists.denx.de
> Subject: Re: [PATCH] LS2081ARDB: Enable CONFIG_SPI_FLASH_BAR option
> 
> On 05/11/2017 01:36 AM, Yogesh Gaur wrote:
> > On LS2081ARDB both QSPI and DSPI are having flash n25q512a of micron
> > family which supports EAR Read/Write cmds, thus enable
> CONFIG_SPI_FLASH_BAR config.
> > Else only lower 16MiB accessible for these flashes.
> >
> > Signed-off-by: Yogesh Gaur <yogeshnarayan.gaur@nxp.com>
> > ---
> >  Depends on :
> >
> > https://emea01.safelinks.protection.outlook.com/?url=https%3A%2F%2Fpat
> >
> chwork.ozlabs.org%2Fpatch%2F755920%2F&data=01%7C01%7Cyork.sun%40nx
> p.co
> >
> m%7C6990807b3cc340bcf5d208d49848c6ee%7C686ea1d3bc2b4c6fa92cd99c5c
> 30163
> >
> 5%7C0&sdata=EIlAri7rShB22Yggt2juWDkBGK5PnxyO3RE9rfDEQlc%3D&reserved
> =0
> >
> >  include/configs/ls2080ardb.h | 5 +++++
> >  1 file changed, 5 insertions(+)
> >
> > diff --git a/include/configs/ls2080ardb.h
> > b/include/configs/ls2080ardb.h index 6abf54b..08ac9a9 100644
> > --- a/include/configs/ls2080ardb.h
> > +++ b/include/configs/ls2080ardb.h
> > @@ -299,6 +299,11 @@ unsigned long get_board_sys_clk(void);  #ifdef
> > CONFIG_FSL_QSPI  #ifdef CONFIG_TARGET_LS2081ARDB  #define
> > CONFIG_SPI_FLASH_STMICRO
> > +/*
> > + * On LS2081ARDB both QSPI and DSPI are having flash n25q512a of
> > +micron
> > + * family which supports EAR Read/Write cmds, thus enable below
> > +config  */ #define CONFIG_SPI_FLASH_BAR
> >  #else
> >  #define CONFIG_SPI_FLASH_SPANSION
> >  #endif
> >
> 
> Suresh,
> 
> Is this impacted by the same QSPI driver you are working on?
> 
> York

York,
You are right, LS2081ARDB have similar type of flashes which require 4byte address to access higher address. 
So required to disable CONFIG_SPI_FLASH_BAR config and add new set of commands and code changes. 

Thanks 
SuresH 

      reply	other threads:[~2017-05-15  6:50 UTC|newest]

Thread overview: 3+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-05-11  8:35 [U-Boot] [PATCH] LS2081ARDB: Enable CONFIG_SPI_FLASH_BAR option Yogesh Gaur
2017-05-12 18:20 ` York Sun
2017-05-15  6:50   ` Suresh Gupta [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=DB5PR04MB135005CE1623E79EF2FE506780E10@DB5PR04MB1350.eurprd04.prod.outlook.com \
    --to=suresh.gupta@nxp.com \
    --cc=u-boot@lists.denx.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.