From: Noam Camus <noamc@ezchip.com> To: "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org> Cc: "linux-snps-arc@lists.infradead.org" <linux-snps-arc@lists.infradead.org>, "daniel.lezcano@linaro.org" <daniel.lezcano@linaro.org>, "marc.zyngier@arm.com" <marc.zyngier@arm.com>, Chris Metcalf <cmetcalf@ezchip.com>, Tal Zilcer <talz@ezchip.com>, Gilad Ben Yossef <giladb@ezchip.com> Subject: RE: [PATCH v5 0/3] Adding NPS400 drivers Date: Wed, 17 Feb 2016 07:05:40 +0000 [thread overview] Message-ID: <HE1PR02MB1387CDBA065A1CB7C745A7EFD6AE0@HE1PR02MB1387.eurprd02.prod.outlook.com> (raw) In-Reply-To: <1455216059-29632-1-git-send-email-noamc@ezchip.com> Waiting for your feedback on my v5 patch set :) -----Original Message----- From: Noam Camus Sent: Thursday, February 11, 2016 8:41 PM To: linux-kernel@vger.kernel.org Cc: linux-snps-arc@lists.infradead.org; daniel.lezcano@linaro.org; marc.zyngier@arm.com; Chris Metcalf; Tal Zilcer; Gilad Ben Yossef; Noam Camus Subject: [PATCH v5 0/3] Adding NPS400 drivers From: Noam Camus <noamc@ezchip.com> Change Log-- v5: Clocksource, irqchip - Fix gracefull return. replace call to panic() with pr_err() and proper return value. v4: clocksource -- Apply all Daniel comments (Thanks) Handle gracefull return and also using clocksoure mmio driver at init v3: irqchip - Fix ARM build failure by adding missing include of linux/irq.h clocksource -- Avoid 64bit arch's to build driver by adding new dependency !PHYS_ADDR_T_64BIT This is since we use explicit io access of 32 bit. So for test coverage we allow not only build for ARC, but restrict it to 32 bit arch's. irqchip - Apply all Thomas comments (Thank you) v2: Add header file include/soc/nps/common.h. Now to build we do not depend on ARC subtree. General summay: Both drivers are now apart of previous basic patch set of new platform for ARC. The rest is now can be seen at ARC srctree: https://git.kernel.org/cgit/linux/kernel/git/vgupta/arc.git/ Now ARC is supporting DT for clockevents and the interrupt controller ARC uses irq domain handling. Compare to last version now clocksource driver do not include clockevent registration since NPS400 can use ARC generic driver. Compare to last version now irqchip driver sets domain as default since it is the root domain. Also mapping of IPI is done in this driver. Last thing is that drivers can be build cleanly for i386 (still runs only for ARC) Note: in order to build we need to merge drivers into srctree which includes new header: soc/nps/common.h This header is part of patch set applied to ARC srctree. Regards, Noam Camus Noam Camus (3): soc: Support for EZchip SoC clocksource: Add NPS400 timers driver irqchip: add nps Internal and external irqchips .../interrupt-controller/ezchip,nps400-ic.txt | 17 +++ .../bindings/timer/ezchip,nps400-timer.txt | 15 ++ drivers/clocksource/Kconfig | 10 ++ drivers/clocksource/Makefile | 1 + drivers/clocksource/timer-nps.c | 82 +++++++++++ drivers/irqchip/Kconfig | 6 + drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-eznps.c | 149 +++++++++++++++++++ include/soc/nps/common.h | 150 ++++++++++++++++++++ 9 files changed, 431 insertions(+), 0 deletions(-) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ezchip,nps400-ic.txt create mode 100644 Documentation/devicetree/bindings/timer/ezchip,nps400-timer.txt create mode 100644 drivers/clocksource/timer-nps.c create mode 100644 drivers/irqchip/irq-eznps.c create mode 100644 include/soc/nps/common.h
WARNING: multiple messages have this Message-ID (diff)
From: noamc@ezchip.com (Noam Camus) To: linux-snps-arc@lists.infradead.org Subject: [PATCH v5 0/3] Adding NPS400 drivers Date: Wed, 17 Feb 2016 07:05:40 +0000 [thread overview] Message-ID: <HE1PR02MB1387CDBA065A1CB7C745A7EFD6AE0@HE1PR02MB1387.eurprd02.prod.outlook.com> (raw) In-Reply-To: <1455216059-29632-1-git-send-email-noamc@ezchip.com> Waiting for your feedback on my v5 patch set :) -----Original Message----- From: Noam Camus Sent: Thursday, February 11, 2016 8:41 PM To: linux-kernel at vger.kernel.org Cc: linux-snps-arc at lists.infradead.org; daniel.lezcano at linaro.org; marc.zyngier at arm.com; Chris Metcalf; Tal Zilcer; Gilad Ben Yossef; Noam Camus Subject: [PATCH v5 0/3] Adding NPS400 drivers From: Noam Camus <noamc@ezchip.com> Change Log-- v5: Clocksource, irqchip - Fix gracefull return. replace call to panic() with pr_err() and proper return value. v4: clocksource -- Apply all Daniel comments (Thanks) Handle gracefull return and also using clocksoure mmio driver at init v3: irqchip - Fix ARM build failure by adding missing include of linux/irq.h clocksource -- Avoid 64bit arch's to build driver by adding new dependency !PHYS_ADDR_T_64BIT This is since we use explicit io access of 32 bit. So for test coverage we allow not only build for ARC, but restrict it to 32 bit arch's. irqchip - Apply all Thomas comments (Thank you) v2: Add header file include/soc/nps/common.h. Now to build we do not depend on ARC subtree. General summay: Both drivers are now apart of previous basic patch set of new platform for ARC. The rest is now can be seen at ARC srctree: https://git.kernel.org/cgit/linux/kernel/git/vgupta/arc.git/ Now ARC is supporting DT for clockevents and the interrupt controller ARC uses irq domain handling. Compare to last version now clocksource driver do not include clockevent registration since NPS400 can use ARC generic driver. Compare to last version now irqchip driver sets domain as default since it is the root domain. Also mapping of IPI is done in this driver. Last thing is that drivers can be build cleanly for i386 (still runs only for ARC) Note: in order to build we need to merge drivers into srctree which includes new header: soc/nps/common.h This header is part of patch set applied to ARC srctree. Regards, Noam Camus Noam Camus (3): soc: Support for EZchip SoC clocksource: Add NPS400 timers driver irqchip: add nps Internal and external irqchips .../interrupt-controller/ezchip,nps400-ic.txt | 17 +++ .../bindings/timer/ezchip,nps400-timer.txt | 15 ++ drivers/clocksource/Kconfig | 10 ++ drivers/clocksource/Makefile | 1 + drivers/clocksource/timer-nps.c | 82 +++++++++++ drivers/irqchip/Kconfig | 6 + drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-eznps.c | 149 +++++++++++++++++++ include/soc/nps/common.h | 150 ++++++++++++++++++++ 9 files changed, 431 insertions(+), 0 deletions(-) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ezchip,nps400-ic.txt create mode 100644 Documentation/devicetree/bindings/timer/ezchip,nps400-timer.txt create mode 100644 drivers/clocksource/timer-nps.c create mode 100644 drivers/irqchip/irq-eznps.c create mode 100644 include/soc/nps/common.h
next prev parent reply other threads:[~2016-02-17 7:05 UTC|newest] Thread overview: 60+ messages / expand[flat|nested] mbox.gz Atom feed top 2016-02-02 13:14 [PATCH v2 0/3] Adding NPS400 drivers Noam Camus 2016-02-02 13:14 ` Noam Camus 2016-02-02 13:14 ` [PATCH v2 1/3] soc: Support for EZchip SoC Noam Camus 2016-02-02 13:14 ` Noam Camus 2016-02-02 13:14 ` [PATCH v2 2/3] clocksource: Add NPS400 timers driver Noam Camus 2016-02-02 13:14 ` Noam Camus 2016-02-02 14:36 ` kbuild test robot 2016-02-02 14:36 ` kbuild test robot 2016-02-02 13:14 ` [PATCH v2 3/3] irqchip: add nps Internal and external irqchips Noam Camus 2016-02-02 13:14 ` Noam Camus 2016-02-02 13:35 ` Thomas Gleixner 2016-02-02 13:35 ` Thomas Gleixner 2016-02-02 20:40 ` kbuild test robot 2016-02-02 20:40 ` kbuild test robot 2016-02-06 16:16 ` [PATCH v3 0/3] Adding NPS400 drivers Noam Camus 2016-02-06 16:16 ` Noam Camus 2016-02-11 3:02 ` [PATCH v4 " Noam Camus 2016-02-11 3:02 ` Noam Camus 2016-02-11 18:40 ` [PATCH v5 " Noam Camus 2016-02-11 18:40 ` Noam Camus 2016-02-17 7:05 ` Noam Camus [this message] 2016-02-17 7:05 ` Noam Camus 2016-02-11 18:40 ` [PATCH v5 1/3] soc: Support for EZchip SoC Noam Camus 2016-02-11 18:40 ` Noam Camus 2016-02-11 18:40 ` [PATCH v5 2/3] clocksource: Add NPS400 timers driver Noam Camus 2016-02-11 18:40 ` Noam Camus 2016-02-11 20:29 ` Daniel Lezcano 2016-02-11 20:29 ` Daniel Lezcano 2016-02-11 18:40 ` [PATCH v5 3/3] irqchip: add nps Internal and external irqchips Noam Camus 2016-02-11 18:40 ` Noam Camus 2016-02-19 14:03 ` Jason Cooper 2016-02-19 14:03 ` Jason Cooper 2016-02-19 14:42 ` Noam Camus 2016-02-19 14:42 ` Noam Camus 2016-02-11 3:02 ` [PATCH v4 1/3] soc: Support for EZchip SoC Noam Camus 2016-02-11 3:02 ` Noam Camus 2016-02-11 3:02 ` [PATCH v4 2/3] clocksource: Add NPS400 timers driver Noam Camus 2016-02-11 3:02 ` Noam Camus 2016-02-11 8:18 ` Daniel Lezcano 2016-02-11 8:18 ` Daniel Lezcano 2016-02-11 3:02 ` [PATCH v4 3/3] irqchip: add nps Internal and external irqchips Noam Camus 2016-02-11 3:02 ` Noam Camus 2016-02-06 16:16 ` [PATCH v3 1/3] soc: Support for EZchip SoC Noam Camus 2016-02-06 16:16 ` Noam Camus 2016-02-06 16:16 ` [PATCH v3 2/3] clocksource: Add NPS400 timers driver Noam Camus 2016-02-06 16:16 ` Noam Camus 2016-02-08 14:21 ` Daniel Lezcano 2016-02-08 14:21 ` Daniel Lezcano 2016-02-09 12:36 ` Noam Camus 2016-02-09 12:36 ` Noam Camus 2016-02-09 13:38 ` Daniel Lezcano 2016-02-09 13:38 ` Daniel Lezcano 2016-02-09 21:47 ` Noam Camus 2016-02-09 21:47 ` Noam Camus 2016-02-09 22:55 ` Daniel Lezcano 2016-02-09 22:55 ` Daniel Lezcano 2016-02-10 8:01 ` Noam Camus 2016-02-10 8:01 ` Noam Camus 2016-02-06 16:16 ` [PATCH v3 3/3] irqchip: add nps Internal and external irqchips Noam Camus 2016-02-06 16:16 ` Noam Camus
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=HE1PR02MB1387CDBA065A1CB7C745A7EFD6AE0@HE1PR02MB1387.eurprd02.prod.outlook.com \ --to=noamc@ezchip.com \ --cc=cmetcalf@ezchip.com \ --cc=daniel.lezcano@linaro.org \ --cc=giladb@ezchip.com \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-snps-arc@lists.infradead.org \ --cc=marc.zyngier@arm.com \ --cc=talz@ezchip.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.