* [cip-dev] [PATCH 4.19.y-cip 0/8] Renesas RZ/G2N extend peripheral support
@ 2020-01-27 14:25 Lad Prabhakar
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 1/8] dt-bindings: dmaengine: rcar-dmac: Document R8A774B1 bindings Lad Prabhakar
` (8 more replies)
0 siblings, 9 replies; 12+ messages in thread
From: Lad Prabhakar @ 2020-01-27 14:25 UTC (permalink / raw)
To: cip-dev
This patch series adds support for following peripherals supported by RZ/G2N,
along with adding support for HiHope RZ/G2N sub board
1: DMAC
2: SCIF/HSCIF
3: GPIO controller
4: Ethernet controller
Biju Das (8):
dt-bindings: dmaengine: rcar-dmac: Document R8A774B1 bindings
arm64: dts: renesas: r8a774b1: Add SYS-DMAC device nodes
arm64: dts: renesas: r8a774b1: Add SCIF and HSCIF nodes
dt-bindings: gpio: rcar: Add DT binding for r8a774b1
arm64: dts: renesas: r8a774b1: Add GPIO device nodes
dt-bindings: net: ravb: Add support for r8a774b1 SoC
arm64: dts: renesas: r8a774b1: Add Ethernet AVB node
arm64: dts: renesas: Add HiHope RZ/G2N sub board support
.../devicetree/bindings/dma/renesas,rcar-dmac.txt | 1 +
.../devicetree/bindings/gpio/renesas,gpio-rcar.txt | 1 +
.../devicetree/bindings/net/renesas,ravb.txt | 1 +
arch/arm64/boot/dts/renesas/Makefile | 1 +
.../boot/dts/renesas/r8a774b1-hihope-rzg2n-ex.dts | 15 +
arch/arm64/boot/dts/renesas/r8a774b1.dtsi | 381 ++++++++++++++++++++-
6 files changed, 389 insertions(+), 11 deletions(-)
create mode 100644 arch/arm64/boot/dts/renesas/r8a774b1-hihope-rzg2n-ex.dts
--
2.7.4
^ permalink raw reply [flat|nested] 12+ messages in thread
* [cip-dev] [PATCH 4.19.y-cip 1/8] dt-bindings: dmaengine: rcar-dmac: Document R8A774B1 bindings
2020-01-27 14:25 [cip-dev] [PATCH 4.19.y-cip 0/8] Renesas RZ/G2N extend peripheral support Lad Prabhakar
@ 2020-01-27 14:25 ` Lad Prabhakar
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 2/8] arm64: dts: renesas: r8a774b1: Add SYS-DMAC device nodes Lad Prabhakar
` (7 subsequent siblings)
8 siblings, 0 replies; 12+ messages in thread
From: Lad Prabhakar @ 2020-01-27 14:25 UTC (permalink / raw)
To: cip-dev
From: Biju Das <biju.das@bp.renesas.com>
commit 9d2bbbc21772f133fd693bf10f38982e17f6549f upstream.
Renesas RZ/G2N (R8A774B1) SoC also has the R-Car gen2/3 compatible
DMA controllers, therefore document RZ/G2N specific bindings.
Signed-off-by: Biju Das <biju.das@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Acked-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/1569580629-55677-1-git-send-email-biju.das at bp.renesas.com
Signed-off-by: Vinod Koul <vkoul@kernel.org>
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
---
Documentation/devicetree/bindings/dma/renesas,rcar-dmac.txt | 1 +
1 file changed, 1 insertion(+)
diff --git a/Documentation/devicetree/bindings/dma/renesas,rcar-dmac.txt b/Documentation/devicetree/bindings/dma/renesas,rcar-dmac.txt
index e78a621..b6927eb 100644
--- a/Documentation/devicetree/bindings/dma/renesas,rcar-dmac.txt
+++ b/Documentation/devicetree/bindings/dma/renesas,rcar-dmac.txt
@@ -20,6 +20,7 @@ Required Properties:
- "renesas,dmac-r8a7745" (RZ/G1E)
- "renesas,dmac-r8a77470" (RZ/G1C)
- "renesas,dmac-r8a774a1" (RZ/G2M)
+ - "renesas,dmac-r8a774b1" (RZ/G2N)
- "renesas,dmac-r8a774c0" (RZ/G2E)
- "renesas,dmac-r8a7790" (R-Car H2)
- "renesas,dmac-r8a7791" (R-Car M2-W)
--
2.7.4
^ permalink raw reply related [flat|nested] 12+ messages in thread
* [cip-dev] [PATCH 4.19.y-cip 2/8] arm64: dts: renesas: r8a774b1: Add SYS-DMAC device nodes
2020-01-27 14:25 [cip-dev] [PATCH 4.19.y-cip 0/8] Renesas RZ/G2N extend peripheral support Lad Prabhakar
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 1/8] dt-bindings: dmaengine: rcar-dmac: Document R8A774B1 bindings Lad Prabhakar
@ 2020-01-27 14:25 ` Lad Prabhakar
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 3/8] arm64: dts: renesas: r8a774b1: Add SCIF and HSCIF nodes Lad Prabhakar
` (6 subsequent siblings)
8 siblings, 0 replies; 12+ messages in thread
From: Lad Prabhakar @ 2020-01-27 14:25 UTC (permalink / raw)
To: cip-dev
From: Biju Das <biju.das@bp.renesas.com>
commit fd863e5880623c858e00f8924f8ee63be290d9d6 upstream.
Add sys-dmac[0-2] device nodes for RZ/G2N (R8A774B1) SoC.
Signed-off-by: Biju Das <biju.das@bp.renesas.com>
Link: https://lore.kernel.org/r/1569831527-1250-2-git-send-email-biju.das at bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
---
arch/arm64/boot/dts/renesas/r8a774b1.dtsi | 102 ++++++++++++++++++++++++++++++
1 file changed, 102 insertions(+)
diff --git a/arch/arm64/boot/dts/renesas/r8a774b1.dtsi b/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
index fc7aec6..ac3c411 100644
--- a/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
@@ -252,6 +252,108 @@
/* placeholder */
};
+ dmac0: dma-controller at e6700000 {
+ compatible = "renesas,dmac-r8a774b1",
+ "renesas,rcar-dmac";
+ reg = <0 0xe6700000 0 0x10000>;
+ interrupts = <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "error",
+ "ch0", "ch1", "ch2", "ch3",
+ "ch4", "ch5", "ch6", "ch7",
+ "ch8", "ch9", "ch10", "ch11",
+ "ch12", "ch13", "ch14", "ch15";
+ clocks = <&cpg CPG_MOD 219>;
+ clock-names = "fck";
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 219>;
+ #dma-cells = <1>;
+ dma-channels = <16>;
+ };
+
+ dmac1: dma-controller at e7300000 {
+ compatible = "renesas,dmac-r8a774b1",
+ "renesas,rcar-dmac";
+ reg = <0 0xe7300000 0 0x10000>;
+ interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 217 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "error",
+ "ch0", "ch1", "ch2", "ch3",
+ "ch4", "ch5", "ch6", "ch7",
+ "ch8", "ch9", "ch10", "ch11",
+ "ch12", "ch13", "ch14", "ch15";
+ clocks = <&cpg CPG_MOD 218>;
+ clock-names = "fck";
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 218>;
+ #dma-cells = <1>;
+ dma-channels = <16>;
+ };
+
+ dmac2: dma-controller at e7310000 {
+ compatible = "renesas,dmac-r8a774b1",
+ "renesas,rcar-dmac";
+ reg = <0 0xe7310000 0 0x10000>;
+ interrupts = <GIC_SPI 416 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 417 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 426 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 427 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 428 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 429 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 430 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 431 IRQ_TYPE_LEVEL_HIGH
+ GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "error",
+ "ch0", "ch1", "ch2", "ch3",
+ "ch4", "ch5", "ch6", "ch7",
+ "ch8", "ch9", "ch10", "ch11",
+ "ch12", "ch13", "ch14", "ch15";
+ clocks = <&cpg CPG_MOD 217>;
+ clock-names = "fck";
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 217>;
+ #dma-cells = <1>;
+ dma-channels = <16>;
+ };
+
avb: ethernet at e6800000 {
reg = <0 0xe6800000 0 0x800>;
/* placeholder */
--
2.7.4
^ permalink raw reply related [flat|nested] 12+ messages in thread
* [cip-dev] [PATCH 4.19.y-cip 3/8] arm64: dts: renesas: r8a774b1: Add SCIF and HSCIF nodes
2020-01-27 14:25 [cip-dev] [PATCH 4.19.y-cip 0/8] Renesas RZ/G2N extend peripheral support Lad Prabhakar
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 1/8] dt-bindings: dmaengine: rcar-dmac: Document R8A774B1 bindings Lad Prabhakar
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 2/8] arm64: dts: renesas: r8a774b1: Add SYS-DMAC device nodes Lad Prabhakar
@ 2020-01-27 14:25 ` Lad Prabhakar
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 4/8] dt-bindings: gpio: rcar: Add DT binding for r8a774b1 Lad Prabhakar
` (5 subsequent siblings)
8 siblings, 0 replies; 12+ messages in thread
From: Lad Prabhakar @ 2020-01-27 14:25 UTC (permalink / raw)
To: cip-dev
From: Biju Das <biju.das@bp.renesas.com>
commit 83e7620a0417cd2716bda35bb89549ffb8692ea0 upstream.
Add the device nodes for RZ/G2N SCIF and HSCIF serial ports,
including clocks, power domains and DMAs.
Signed-off-by: Biju Das <biju.das@bp.renesas.com>
Link: https://lore.kernel.org/r/1569831527-1250-3-git-send-email-biju.das at bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
---
arch/arm64/boot/dts/renesas/r8a774b1.dtsi | 173 +++++++++++++++++++++++++++++-
1 file changed, 171 insertions(+), 2 deletions(-)
diff --git a/arch/arm64/boot/dts/renesas/r8a774b1.dtsi b/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
index ac3c411..e6c8cca 100644
--- a/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
@@ -237,8 +237,91 @@
};
hscif0: serial at e6540000 {
+ compatible = "renesas,hscif-r8a774b1",
+ "renesas,rcar-gen3-hscif",
+ "renesas,hscif";
reg = <0 0xe6540000 0 0x60>;
- /* placeholder */
+ interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 520>,
+ <&cpg CPG_CORE R8A774B1_CLK_S3D1>,
+ <&scif_clk>;
+ clock-names = "fck", "brg_int", "scif_clk";
+ dmas = <&dmac1 0x31>, <&dmac1 0x30>,
+ <&dmac2 0x31>, <&dmac2 0x30>;
+ dma-names = "tx", "rx", "tx", "rx";
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 520>;
+ status = "disabled";
+ };
+
+ hscif1: serial at e6550000 {
+ compatible = "renesas,hscif-r8a774b1",
+ "renesas,rcar-gen3-hscif",
+ "renesas,hscif";
+ reg = <0 0xe6550000 0 0x60>;
+ interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 519>,
+ <&cpg CPG_CORE R8A774B1_CLK_S3D1>,
+ <&scif_clk>;
+ clock-names = "fck", "brg_int", "scif_clk";
+ dmas = <&dmac1 0x33>, <&dmac1 0x32>,
+ <&dmac2 0x33>, <&dmac2 0x32>;
+ dma-names = "tx", "rx", "tx", "rx";
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 519>;
+ status = "disabled";
+ };
+
+ hscif2: serial at e6560000 {
+ compatible = "renesas,hscif-r8a774b1",
+ "renesas,rcar-gen3-hscif",
+ "renesas,hscif";
+ reg = <0 0xe6560000 0 0x60>;
+ interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 518>,
+ <&cpg CPG_CORE R8A774B1_CLK_S3D1>,
+ <&scif_clk>;
+ clock-names = "fck", "brg_int", "scif_clk";
+ dmas = <&dmac1 0x35>, <&dmac1 0x34>,
+ <&dmac2 0x35>, <&dmac2 0x34>;
+ dma-names = "tx", "rx", "tx", "rx";
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 518>;
+ status = "disabled";
+ };
+
+ hscif3: serial at e66a0000 {
+ compatible = "renesas,hscif-r8a774b1",
+ "renesas,rcar-gen3-hscif",
+ "renesas,hscif";
+ reg = <0 0xe66a0000 0 0x60>;
+ interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 517>,
+ <&cpg CPG_CORE R8A774B1_CLK_S3D1>,
+ <&scif_clk>;
+ clock-names = "fck", "brg_int", "scif_clk";
+ dmas = <&dmac0 0x37>, <&dmac0 0x36>;
+ dma-names = "tx", "rx";
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 517>;
+ status = "disabled";
+ };
+
+ hscif4: serial at e66b0000 {
+ compatible = "renesas,hscif-r8a774b1",
+ "renesas,rcar-gen3-hscif",
+ "renesas,hscif";
+ reg = <0 0xe66b0000 0 0x60>;
+ interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 516>,
+ <&cpg CPG_CORE R8A774B1_CLK_S3D1>,
+ <&scif_clk>;
+ clock-names = "fck", "brg_int", "scif_clk";
+ dmas = <&dmac0 0x39>, <&dmac0 0x38>;
+ dma-names = "tx", "rx";
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 516>;
+ status = "disabled";
};
hsusb: usb at e6590000 {
@@ -374,20 +457,106 @@
/* placeholder */
};
+ scif0: serial at e6e60000 {
+ compatible = "renesas,scif-r8a774b1",
+ "renesas,rcar-gen3-scif", "renesas,scif";
+ reg = <0 0xe6e60000 0 0x40>;
+ interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 207>,
+ <&cpg CPG_CORE R8A774B1_CLK_S3D1>,
+ <&scif_clk>;
+ clock-names = "fck", "brg_int", "scif_clk";
+ dmas = <&dmac1 0x51>, <&dmac1 0x50>,
+ <&dmac2 0x51>, <&dmac2 0x50>;
+ dma-names = "tx", "rx", "tx", "rx";
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 207>;
+ status = "disabled";
+ };
+
+ scif1: serial at e6e68000 {
+ compatible = "renesas,scif-r8a774b1",
+ "renesas,rcar-gen3-scif", "renesas,scif";
+ reg = <0 0xe6e68000 0 0x40>;
+ interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 206>,
+ <&cpg CPG_CORE R8A774B1_CLK_S3D1>,
+ <&scif_clk>;
+ clock-names = "fck", "brg_int", "scif_clk";
+ dmas = <&dmac1 0x53>, <&dmac1 0x52>,
+ <&dmac2 0x53>, <&dmac2 0x52>;
+ dma-names = "tx", "rx", "tx", "rx";
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 206>;
+ status = "disabled";
+ };
+
scif2: serial at e6e88000 {
compatible = "renesas,scif-r8a774b1",
"renesas,rcar-gen3-scif", "renesas,scif";
- reg = <0 0xe6e88000 0 64>;
+ reg = <0 0xe6e88000 0 0x40>;
interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&cpg CPG_MOD 310>,
<&cpg CPG_CORE R8A774B1_CLK_S3D1>,
<&scif_clk>;
clock-names = "fck", "brg_int", "scif_clk";
+ dmas = <&dmac1 0x13>, <&dmac1 0x12>,
+ <&dmac2 0x13>, <&dmac2 0x12>;
+ dma-names = "tx", "rx", "tx", "rx";
power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
resets = <&cpg 310>;
status = "disabled";
};
+ scif3: serial at e6c50000 {
+ compatible = "renesas,scif-r8a774b1",
+ "renesas,rcar-gen3-scif", "renesas,scif";
+ reg = <0 0xe6c50000 0 0x40>;
+ interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 204>,
+ <&cpg CPG_CORE R8A774B1_CLK_S3D1>,
+ <&scif_clk>;
+ clock-names = "fck", "brg_int", "scif_clk";
+ dmas = <&dmac0 0x57>, <&dmac0 0x56>;
+ dma-names = "tx", "rx";
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 204>;
+ status = "disabled";
+ };
+
+ scif4: serial at e6c40000 {
+ compatible = "renesas,scif-r8a774b1",
+ "renesas,rcar-gen3-scif", "renesas,scif";
+ reg = <0 0xe6c40000 0 0x40>;
+ interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 203>,
+ <&cpg CPG_CORE R8A774B1_CLK_S3D1>,
+ <&scif_clk>;
+ clock-names = "fck", "brg_int", "scif_clk";
+ dmas = <&dmac0 0x59>, <&dmac0 0x58>;
+ dma-names = "tx", "rx";
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 203>;
+ status = "disabled";
+ };
+
+ scif5: serial at e6f30000 {
+ compatible = "renesas,scif-r8a774b1",
+ "renesas,rcar-gen3-scif", "renesas,scif";
+ reg = <0 0xe6f30000 0 0x40>;
+ interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 202>,
+ <&cpg CPG_CORE R8A774B1_CLK_S3D1>,
+ <&scif_clk>;
+ clock-names = "fck", "brg_int", "scif_clk";
+ dmas = <&dmac1 0x5b>, <&dmac1 0x5a>,
+ <&dmac2 0x5b>, <&dmac2 0x5a>;
+ dma-names = "tx", "rx", "tx", "rx";
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 202>;
+ status = "disabled";
+ };
+
rcar_sound: sound at ec500000 {
reg = <0 0xec500000 0 0x1000>, /* SCU */
<0 0xec5a0000 0 0x100>, /* ADG */
--
2.7.4
^ permalink raw reply related [flat|nested] 12+ messages in thread
* [cip-dev] [PATCH 4.19.y-cip 4/8] dt-bindings: gpio: rcar: Add DT binding for r8a774b1
2020-01-27 14:25 [cip-dev] [PATCH 4.19.y-cip 0/8] Renesas RZ/G2N extend peripheral support Lad Prabhakar
` (2 preceding siblings ...)
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 3/8] arm64: dts: renesas: r8a774b1: Add SCIF and HSCIF nodes Lad Prabhakar
@ 2020-01-27 14:25 ` Lad Prabhakar
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 5/8] arm64: dts: renesas: r8a774b1: Add GPIO device nodes Lad Prabhakar
` (4 subsequent siblings)
8 siblings, 0 replies; 12+ messages in thread
From: Lad Prabhakar @ 2020-01-27 14:25 UTC (permalink / raw)
To: cip-dev
From: Biju Das <biju.das@bp.renesas.com>
commit 5ede17d61592844c6d09eaba513f9de14920965c upstream.
Document Renesas' RZ/G2N (R8A774B1) GPIO blocks compatibility within the
relevant dt-bindings.
Signed-off-by: Biju Das <biju.das@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Bartosz Golaszewski <bgolaszewski@baylibre.com>
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
---
Documentation/devicetree/bindings/gpio/renesas,gpio-rcar.txt | 1 +
1 file changed, 1 insertion(+)
diff --git a/Documentation/devicetree/bindings/gpio/renesas,gpio-rcar.txt b/Documentation/devicetree/bindings/gpio/renesas,gpio-rcar.txt
index a67a110..8551905 100644
--- a/Documentation/devicetree/bindings/gpio/renesas,gpio-rcar.txt
+++ b/Documentation/devicetree/bindings/gpio/renesas,gpio-rcar.txt
@@ -7,6 +7,7 @@ Required Properties:
- "renesas,gpio-r8a7745": for R8A7745 (RZ/G1E) compatible GPIO controller.
- "renesas,gpio-r8a77470": for R8A77470 (RZ/G1C) compatible GPIO controller.
- "renesas,gpio-r8a774a1": for R8A774A1 (RZ/G2M) compatible GPIO controller.
+ - "renesas,gpio-r8a774b1": for R8A774B1 (RZ/G2N) compatible GPIO controller.
- "renesas,gpio-r8a774c0": for R8A774C0 (RZ/G2E) compatible GPIO controller.
- "renesas,gpio-r8a7778": for R8A7778 (R-Car M1) compatible GPIO controller.
- "renesas,gpio-r8a7779": for R8A7779 (R-Car H1) compatible GPIO controller.
--
2.7.4
^ permalink raw reply related [flat|nested] 12+ messages in thread
* [cip-dev] [PATCH 4.19.y-cip 5/8] arm64: dts: renesas: r8a774b1: Add GPIO device nodes
2020-01-27 14:25 [cip-dev] [PATCH 4.19.y-cip 0/8] Renesas RZ/G2N extend peripheral support Lad Prabhakar
` (3 preceding siblings ...)
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 4/8] dt-bindings: gpio: rcar: Add DT binding for r8a774b1 Lad Prabhakar
@ 2020-01-27 14:25 ` Lad Prabhakar
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 6/8] dt-bindings: net: ravb: Add support for r8a774b1 SoC Lad Prabhakar
` (3 subsequent siblings)
8 siblings, 0 replies; 12+ messages in thread
From: Lad Prabhakar @ 2020-01-27 14:25 UTC (permalink / raw)
To: cip-dev
From: Biju Das <biju.das@bp.renesas.com>
commit bbbb919f3286f3bddfe9b23feaf184860d11d0ac upstream.
Add GPIO device nodes to the DT of the r8a774b1 SoC.
Signed-off-by: Biju Das <biju.das@bp.renesas.com>
Link: https://lore.kernel.org/r/1569831527-1250-4-git-send-email-biju.das at bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
---
arch/arm64/boot/dts/renesas/r8a774b1.dtsi | 64 +++++++++++++++++++++++++++----
1 file changed, 56 insertions(+), 8 deletions(-)
diff --git a/arch/arm64/boot/dts/renesas/r8a774b1.dtsi b/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
index e6c8cca..641af27 100644
--- a/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
@@ -132,75 +132,123 @@
};
gpio0: gpio at e6050000 {
+ compatible = "renesas,gpio-r8a774b1",
+ "renesas,rcar-gen3-gpio";
reg = <0 0xe6050000 0 0x50>;
+ interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
#gpio-cells = <2>;
gpio-controller;
+ gpio-ranges = <&pfc 0 0 16>;
#interrupt-cells = <2>;
interrupt-controller;
- /* placeholder */
+ clocks = <&cpg CPG_MOD 912>;
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 912>;
};
gpio1: gpio at e6051000 {
+ compatible = "renesas,gpio-r8a774b1",
+ "renesas,rcar-gen3-gpio";
reg = <0 0xe6051000 0 0x50>;
+ interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
#gpio-cells = <2>;
gpio-controller;
+ gpio-ranges = <&pfc 0 32 29>;
#interrupt-cells = <2>;
interrupt-controller;
- /* placeholder */
+ clocks = <&cpg CPG_MOD 911>;
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 911>;
};
gpio2: gpio at e6052000 {
+ compatible = "renesas,gpio-r8a774b1",
+ "renesas,rcar-gen3-gpio";
reg = <0 0xe6052000 0 0x50>;
+ interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
#gpio-cells = <2>;
gpio-controller;
+ gpio-ranges = <&pfc 0 64 15>;
#interrupt-cells = <2>;
interrupt-controller;
- /* placeholder */
+ clocks = <&cpg CPG_MOD 910>;
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 910>;
};
gpio3: gpio at e6053000 {
+ compatible = "renesas,gpio-r8a774b1",
+ "renesas,rcar-gen3-gpio";
reg = <0 0xe6053000 0 0x50>;
+ interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
#gpio-cells = <2>;
gpio-controller;
+ gpio-ranges = <&pfc 0 96 16>;
#interrupt-cells = <2>;
interrupt-controller;
- /* placeholder */
+ clocks = <&cpg CPG_MOD 909>;
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 909>;
};
gpio4: gpio at e6054000 {
+ compatible = "renesas,gpio-r8a774b1",
+ "renesas,rcar-gen3-gpio";
reg = <0 0xe6054000 0 0x50>;
+ interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
#gpio-cells = <2>;
gpio-controller;
+ gpio-ranges = <&pfc 0 128 18>;
#interrupt-cells = <2>;
interrupt-controller;
- /* placeholder */
+ clocks = <&cpg CPG_MOD 908>;
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 908>;
};
gpio5: gpio at e6055000 {
+ compatible = "renesas,gpio-r8a774b1",
+ "renesas,rcar-gen3-gpio";
reg = <0 0xe6055000 0 0x50>;
+ interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
#gpio-cells = <2>;
gpio-controller;
+ gpio-ranges = <&pfc 0 160 26>;
#interrupt-cells = <2>;
interrupt-controller;
- /* placeholder */
+ clocks = <&cpg CPG_MOD 907>;
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 907>;
};
gpio6: gpio at e6055400 {
+ compatible = "renesas,gpio-r8a774b1",
+ "renesas,rcar-gen3-gpio";
reg = <0 0xe6055400 0 0x50>;
+ interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
#gpio-cells = <2>;
gpio-controller;
+ gpio-ranges = <&pfc 0 192 32>;
#interrupt-cells = <2>;
interrupt-controller;
- /* placeholder */
+ clocks = <&cpg CPG_MOD 906>;
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 906>;
};
gpio7: gpio at e6055800 {
+ compatible = "renesas,gpio-r8a774b1",
+ "renesas,rcar-gen3-gpio";
reg = <0 0xe6055800 0 0x50>;
+ interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
#gpio-cells = <2>;
gpio-controller;
+ gpio-ranges = <&pfc 0 224 4>;
#interrupt-cells = <2>;
interrupt-controller;
- /* placeholder */
+ clocks = <&cpg CPG_MOD 905>;
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 905>;
};
pfc: pin-controller at e6060000 {
--
2.7.4
^ permalink raw reply related [flat|nested] 12+ messages in thread
* [cip-dev] [PATCH 4.19.y-cip 6/8] dt-bindings: net: ravb: Add support for r8a774b1 SoC
2020-01-27 14:25 [cip-dev] [PATCH 4.19.y-cip 0/8] Renesas RZ/G2N extend peripheral support Lad Prabhakar
` (4 preceding siblings ...)
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 5/8] arm64: dts: renesas: r8a774b1: Add GPIO device nodes Lad Prabhakar
@ 2020-01-27 14:25 ` Lad Prabhakar
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 7/8] arm64: dts: renesas: r8a774b1: Add Ethernet AVB node Lad Prabhakar
` (2 subsequent siblings)
8 siblings, 0 replies; 12+ messages in thread
From: Lad Prabhakar @ 2020-01-27 14:25 UTC (permalink / raw)
To: cip-dev
From: Biju Das <biju.das@bp.renesas.com>
commit c1d419d00494487b8401b2ac38d7e8e2a4977d9e upstream.
Document RZ/G2N (R8A774B1) SoC bindings.
Signed-off-by: Biju Das <biju.das@bp.renesas.com>
Reviewed-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
---
Documentation/devicetree/bindings/net/renesas,ravb.txt | 1 +
1 file changed, 1 insertion(+)
diff --git a/Documentation/devicetree/bindings/net/renesas,ravb.txt b/Documentation/devicetree/bindings/net/renesas,ravb.txt
index 9e3d768..886abb9 100644
--- a/Documentation/devicetree/bindings/net/renesas,ravb.txt
+++ b/Documentation/devicetree/bindings/net/renesas,ravb.txt
@@ -17,6 +17,7 @@ Required properties:
R-Car Gen2 and RZ/G1 devices.
- "renesas,etheravb-r8a774a1" for the R8A774A1 SoC.
+ - "renesas,etheravb-r8a774b1" for the R8A774B1 SoC.
- "renesas,etheravb-r8a774c0" for the R8A774C0 SoC.
- "renesas,etheravb-r8a7795" for the R8A7795 SoC.
- "renesas,etheravb-r8a7796" for the R8A7796 SoC.
--
2.7.4
^ permalink raw reply related [flat|nested] 12+ messages in thread
* [cip-dev] [PATCH 4.19.y-cip 7/8] arm64: dts: renesas: r8a774b1: Add Ethernet AVB node
2020-01-27 14:25 [cip-dev] [PATCH 4.19.y-cip 0/8] Renesas RZ/G2N extend peripheral support Lad Prabhakar
` (5 preceding siblings ...)
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 6/8] dt-bindings: net: ravb: Add support for r8a774b1 SoC Lad Prabhakar
@ 2020-01-27 14:25 ` Lad Prabhakar
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 8/8] arm64: dts: renesas: Add HiHope RZ/G2N sub board support Lad Prabhakar
2020-01-28 1:35 ` [cip-dev] [PATCH 4.19.y-cip 0/8] Renesas RZ/G2N extend peripheral support nobuhiro1.iwamatsu at toshiba.co.jp
8 siblings, 0 replies; 12+ messages in thread
From: Lad Prabhakar @ 2020-01-27 14:25 UTC (permalink / raw)
To: cip-dev
From: Biju Das <biju.das@bp.renesas.com>
commit c722d9001ab5586bb5f29d7f79e857a2c892f817 upstream.
This patch adds the SoC specific part of the Ethernet AVB
device tree node.
Signed-off-by: Biju Das <biju.das@bp.renesas.com>
Link: https://lore.kernel.org/r/1569831527-1250-5-git-send-email-biju.das at bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
---
arch/arm64/boot/dts/renesas/r8a774b1.dtsi | 42 ++++++++++++++++++++++++++++++-
1 file changed, 41 insertions(+), 1 deletion(-)
diff --git a/arch/arm64/boot/dts/renesas/r8a774b1.dtsi b/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
index 641af27..f42f646 100644
--- a/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a774b1.dtsi
@@ -486,8 +486,48 @@
};
avb: ethernet at e6800000 {
+ compatible = "renesas,etheravb-r8a774b1",
+ "renesas,etheravb-rcar-gen3";
reg = <0 0xe6800000 0 0x800>;
- /* placeholder */
+ interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "ch0", "ch1", "ch2", "ch3",
+ "ch4", "ch5", "ch6", "ch7",
+ "ch8", "ch9", "ch10", "ch11",
+ "ch12", "ch13", "ch14", "ch15",
+ "ch16", "ch17", "ch18", "ch19",
+ "ch20", "ch21", "ch22", "ch23",
+ "ch24";
+ clocks = <&cpg CPG_MOD 812>;
+ power-domains = <&sysc R8A774B1_PD_ALWAYS_ON>;
+ resets = <&cpg 812>;
+ phy-mode = "rgmii";
+ #address-cells = <1>;
+ #size-cells = <0>;
+ status = "disabled";
};
can0: can at e6c30000 {
--
2.7.4
^ permalink raw reply related [flat|nested] 12+ messages in thread
* [cip-dev] [PATCH 4.19.y-cip 8/8] arm64: dts: renesas: Add HiHope RZ/G2N sub board support
2020-01-27 14:25 [cip-dev] [PATCH 4.19.y-cip 0/8] Renesas RZ/G2N extend peripheral support Lad Prabhakar
` (6 preceding siblings ...)
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 7/8] arm64: dts: renesas: r8a774b1: Add Ethernet AVB node Lad Prabhakar
@ 2020-01-27 14:25 ` Lad Prabhakar
2020-01-28 1:35 ` [cip-dev] [PATCH 4.19.y-cip 0/8] Renesas RZ/G2N extend peripheral support nobuhiro1.iwamatsu at toshiba.co.jp
8 siblings, 0 replies; 12+ messages in thread
From: Lad Prabhakar @ 2020-01-27 14:25 UTC (permalink / raw)
To: cip-dev
From: Biju Das <biju.das@bp.renesas.com>
commit 65005e6a5bb4781a6df3edd42c2e1e7a9f85a445 upstream.
The HiHope RZ/G2N sub board sits below the HiHope RZ/G2N main board.
Signed-off-by: Biju Das <biju.das@bp.renesas.com>
Link: https://lore.kernel.org/r/1569831527-1250-6-git-send-email-biju.das at bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
---
arch/arm64/boot/dts/renesas/Makefile | 1 +
arch/arm64/boot/dts/renesas/r8a774b1-hihope-rzg2n-ex.dts | 15 +++++++++++++++
2 files changed, 16 insertions(+)
create mode 100644 arch/arm64/boot/dts/renesas/r8a774b1-hihope-rzg2n-ex.dts
diff --git a/arch/arm64/boot/dts/renesas/Makefile b/arch/arm64/boot/dts/renesas/Makefile
index bfdb3b6..17785e1 100644
--- a/arch/arm64/boot/dts/renesas/Makefile
+++ b/arch/arm64/boot/dts/renesas/Makefile
@@ -2,6 +2,7 @@
dtb-$(CONFIG_ARCH_R8A774A1) += r8a774a1-hihope-rzg2m.dtb
dtb-$(CONFIG_ARCH_R8A774A1) += r8a774a1-hihope-rzg2m-ex.dtb
dtb-$(CONFIG_ARCH_R8A774B1) += r8a774b1-hihope-rzg2n.dtb
+dtb-$(CONFIG_ARCH_R8A774B1) += r8a774b1-hihope-rzg2n-ex.dtb
dtb-$(CONFIG_ARCH_R8A774C0) += r8a774c0-cat874.dtb r8a774c0-ek874.dtb
dtb-$(CONFIG_ARCH_R8A7795) += r8a7795-salvator-x.dtb r8a7795-h3ulcb.dtb
dtb-$(CONFIG_ARCH_R8A7795) += r8a7795-h3ulcb-kf.dtb
diff --git a/arch/arm64/boot/dts/renesas/r8a774b1-hihope-rzg2n-ex.dts b/arch/arm64/boot/dts/renesas/r8a774b1-hihope-rzg2n-ex.dts
new file mode 100644
index 0000000..ab47c0b
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/r8a774b1-hihope-rzg2n-ex.dts
@@ -0,0 +1,15 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Device Tree Source for the HiHope RZ/G2N sub board
+ *
+ * Copyright (C) 2019 Renesas Electronics Corp.
+ */
+
+#include "r8a774b1-hihope-rzg2n.dts"
+#include "hihope-rzg2-ex.dtsi"
+
+/ {
+ model = "HopeRun HiHope RZ/G2N with sub board";
+ compatible = "hoperun,hihope-rzg2-ex", "hoperun,hihope-rzg2n",
+ "renesas,r8a774b1";
+};
--
2.7.4
^ permalink raw reply related [flat|nested] 12+ messages in thread
* [cip-dev] [PATCH 4.19.y-cip 0/8] Renesas RZ/G2N extend peripheral support
2020-01-27 14:25 [cip-dev] [PATCH 4.19.y-cip 0/8] Renesas RZ/G2N extend peripheral support Lad Prabhakar
` (7 preceding siblings ...)
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 8/8] arm64: dts: renesas: Add HiHope RZ/G2N sub board support Lad Prabhakar
@ 2020-01-28 1:35 ` nobuhiro1.iwamatsu at toshiba.co.jp
2020-01-28 14:57 ` Pavel Machek
8 siblings, 1 reply; 12+ messages in thread
From: nobuhiro1.iwamatsu at toshiba.co.jp @ 2020-01-28 1:35 UTC (permalink / raw)
To: cip-dev
Hi Lad,
> -----Original Message-----
> From: Lad Prabhakar [mailto:prabhakar.mahadev-lad.rj at bp.renesas.com]
> Sent: Monday, January 27, 2020 11:26 PM
> To: cip-dev at lists.cip-project.org; iwamatsu nobuhiro(?? ?? ???
> ?????) <nobuhiro1.iwamatsu@toshiba.co.jp>; Pavel Machek
> <pavel@denx.de>
> Cc: Chris Paterson <chris.paterson2@renesas.com>
> Subject: [PATCH 4.19.y-cip 0/8] Renesas RZ/G2N extend peripheral support
>
> This patch series adds support for following peripherals supported by
> RZ/G2N, along with adding support for HiHope RZ/G2N sub board
> 1: DMAC
> 2: SCIF/HSCIF
> 3: GPIO controller
> 4: Ethernet controller
>
> Biju Das (8):
> dt-bindings: dmaengine: rcar-dmac: Document R8A774B1 bindings
> arm64: dts: renesas: r8a774b1: Add SYS-DMAC device nodes
> arm64: dts: renesas: r8a774b1: Add SCIF and HSCIF nodes
> dt-bindings: gpio: rcar: Add DT binding for r8a774b1
> arm64: dts: renesas: r8a774b1: Add GPIO device nodes
> dt-bindings: net: ravb: Add support for r8a774b1 SoC
> arm64: dts: renesas: r8a774b1: Add Ethernet AVB node
> arm64: dts: renesas: Add HiHope RZ/G2N sub board support
>
> .../devicetree/bindings/dma/renesas,rcar-dmac.txt | 1 +
> .../devicetree/bindings/gpio/renesas,gpio-rcar.txt | 1 +
> .../devicetree/bindings/net/renesas,ravb.txt | 1 +
> arch/arm64/boot/dts/renesas/Makefile | 1 +
> .../boot/dts/renesas/r8a774b1-hihope-rzg2n-ex.dts | 15 +
> arch/arm64/boot/dts/renesas/r8a774b1.dtsi | 381
> ++++++++++++++++++++-
> 6 files changed, 389 insertions(+), 11 deletions(-) create mode 100644
> arch/arm64/boot/dts/renesas/r8a774b1-hihope-rzg2n-ex.dts
>
I reviewd this series, I have no objection to this.
I will apply this if there is no objection from other member.
Best regards,
Nobuhio.
^ permalink raw reply [flat|nested] 12+ messages in thread
* [cip-dev] [PATCH 4.19.y-cip 0/8] Renesas RZ/G2N extend peripheral support
2020-01-28 1:35 ` [cip-dev] [PATCH 4.19.y-cip 0/8] Renesas RZ/G2N extend peripheral support nobuhiro1.iwamatsu at toshiba.co.jp
@ 2020-01-28 14:57 ` Pavel Machek
2020-01-31 3:44 ` nobuhiro1.iwamatsu at toshiba.co.jp
0 siblings, 1 reply; 12+ messages in thread
From: Pavel Machek @ 2020-01-28 14:57 UTC (permalink / raw)
To: cip-dev
Hi!
> I reviewd this series, I have no objection to this.
> I will apply this if there is no objection from other member.
I did a quick review, and series looks good to me.
Best regards,
Pavel
--
DENX Software Engineering GmbH, Managing Director: Wolfgang Denk
HRB 165235 Munich, Office: Kirchenstr.5, D-82194 Groebenzell, Germany
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 195 bytes
Desc: not available
URL: <http://lists.cip-project.org/pipermail/cip-dev/attachments/20200128/3c8e410a/attachment.sig>
^ permalink raw reply [flat|nested] 12+ messages in thread
* [cip-dev] [PATCH 4.19.y-cip 0/8] Renesas RZ/G2N extend peripheral support
2020-01-28 14:57 ` Pavel Machek
@ 2020-01-31 3:44 ` nobuhiro1.iwamatsu at toshiba.co.jp
0 siblings, 0 replies; 12+ messages in thread
From: nobuhiro1.iwamatsu at toshiba.co.jp @ 2020-01-31 3:44 UTC (permalink / raw)
To: cip-dev
Hi,
> -----Original Message-----
> From: Pavel Machek [mailto:pavel at denx.de]
> Sent: Tuesday, January 28, 2020 11:58 PM
> To: iwamatsu nobuhiro(?? ?? ????????)
> <nobuhiro1.iwamatsu@toshiba.co.jp>
> Cc: prabhakar.mahadev-lad.rj at bp.renesas.com;
> cip-dev at lists.cip-project.org; pavel at denx.de;
> chris.paterson2 at renesas.com
> Subject: Re: [PATCH 4.19.y-cip 0/8] Renesas RZ/G2N extend peripheral
> support
>
> Hi!
>
> > I reviewd this series, I have no objection to this.
> > I will apply this if there is no objection from other member.
>
> I did a quick review, and series looks good to me.
Thank you, applied.
Best regards,
Nobuhiro
^ permalink raw reply [flat|nested] 12+ messages in thread
end of thread, other threads:[~2020-01-31 3:44 UTC | newest]
Thread overview: 12+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-01-27 14:25 [cip-dev] [PATCH 4.19.y-cip 0/8] Renesas RZ/G2N extend peripheral support Lad Prabhakar
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 1/8] dt-bindings: dmaengine: rcar-dmac: Document R8A774B1 bindings Lad Prabhakar
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 2/8] arm64: dts: renesas: r8a774b1: Add SYS-DMAC device nodes Lad Prabhakar
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 3/8] arm64: dts: renesas: r8a774b1: Add SCIF and HSCIF nodes Lad Prabhakar
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 4/8] dt-bindings: gpio: rcar: Add DT binding for r8a774b1 Lad Prabhakar
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 5/8] arm64: dts: renesas: r8a774b1: Add GPIO device nodes Lad Prabhakar
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 6/8] dt-bindings: net: ravb: Add support for r8a774b1 SoC Lad Prabhakar
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 7/8] arm64: dts: renesas: r8a774b1: Add Ethernet AVB node Lad Prabhakar
2020-01-27 14:25 ` [cip-dev] [PATCH 4.19.y-cip 8/8] arm64: dts: renesas: Add HiHope RZ/G2N sub board support Lad Prabhakar
2020-01-28 1:35 ` [cip-dev] [PATCH 4.19.y-cip 0/8] Renesas RZ/G2N extend peripheral support nobuhiro1.iwamatsu at toshiba.co.jp
2020-01-28 14:57 ` Pavel Machek
2020-01-31 3:44 ` nobuhiro1.iwamatsu at toshiba.co.jp
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.