From: Chris Brandt <Chris.Brandt-zM6kxYcvzFBBDgjK7y7TUQ@public.gmane.org> To: Geert Uytterhoeven <geert-Td1EMuHUCqxL1ZNQvxDV9g@public.gmane.org> Cc: Simon Horman <horms+renesas-/R6kz+dDXgpPR4JQBCEnsQ@public.gmane.org>, Magnus Damm <magnus.damm-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>, Rob Herring <robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org>, Mark Rutland <mark.rutland-5wv7dgnIgG8@public.gmane.org>, "devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org" <devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>, Linux-Renesas <linux-renesas-soc-u79uwXL29TY76Z2rM5mHXA@public.gmane.org>, Wolfram Sang <wsa+renesas-jBu1N2QxHDJrcw3mvpCnnVaTQe2KTcn/@public.gmane.org> Subject: RE: [PATCH 2/4] ARM: dts: r7s72100: add mmcif to device tree Date: Fri, 16 Sep 2016 13:08:13 +0000 [thread overview] Message-ID: <SG2PR06MB11655B678F23E16AB93C9B008AF30@SG2PR06MB1165.apcprd06.prod.outlook.com> (raw) In-Reply-To: <CAMuHMdU6DKuxYUKNV_-FyczV-pPFpTLso=5HruWgNiXNOenVRQ-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org> [-- Warning: decoded text below may be mangled, UTF-8 assumed --] [-- Attachment #1: Type: text/plain; charset="utf-8", Size: 1916 bytes --] Hi Geert, On 9/15/2016, Geert Uytterhoeven wrote: > > + interrupts = <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH > > + GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH>; > > The bindings do not say anything about interrupts (hence that should be > added). I'm sorry, I'm confused... Are you saying: A) I forgot to add something? B) As a general statement, the renesas,mmcif.txt file doesn't say anything about interrupts? > The driver handles either 1 combined or 2 separate interrupts. > The datasheet says MMC has 3 interrupt requests, though? The IP itself has 3 interrupts: #1. MMC0,299: Card detect #2. MMC1,300: Status Change #3. MMC2,301: Error Many of the 'Linux' SoC devices that use this MMC (SH4, R-Car) are only ever going to use eMMC, so the card detection portion of the IP was irrelevant. I agree this is the same case for the RZ/A (who would ever use an MMC card now a days?????) The 'smaller' SoCs kept it in (SH2A, RZ/A1) but the 'bigger' SoCs left it out (SH4A, R-Car). The only way to enable that interrupt is to write to the CE_DETECT register (offset 0x70) which the driver doesn't do. However....if you look in sh_mmcif.h, you'll see that same offset (0x70) is called CE_CLK_CTRL2 #define MMCIF_CE_CLK_CTRL2 0x00000070 Which it only writes to if 'clk_ctrl2_enable' is designated. if (host->clk_ctrl2_enable) sh_mmcif_writel(host->addr, MMCIF_CE_CLK_CTRL2, 0x0F0F0000); And, I see no Renesas SoC that ever sets that or would ever use it so I can't even tell you what SoC that was for (SH4, SH-Mobile, ARM) So after all that ranting...I see no need to support card detect for MMC for the RZ/A (or any future RZ) so I'd like to just leave it as is. Do you agree? Chris N§²æìr¸yúèØb²X¬¶Ç§vØ^)Þº{.nÇ+·zøzÚÞz)í æèw*\x1fjg¬±¨\x1e¶Ý¢j.ïÛ°\½½MúgjÌæa×\x02' ©Þ¢¸\f¢·¦j:+v¨wèjØm¶ÿ¾\a«êçzZ+ùÝ¢j"ú!¶i
WARNING: multiple messages have this Message-ID (diff)
From: Chris Brandt <Chris.Brandt@renesas.com> To: Geert Uytterhoeven <geert@linux-m68k.org> Cc: Simon Horman <horms+renesas@verge.net.au>, Magnus Damm <magnus.damm@gmail.com>, Rob Herring <robh+dt@kernel.org>, Mark Rutland <mark.rutland@arm.com>, "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>, Linux-Renesas <linux-renesas-soc@vger.kernel.org>, Wolfram Sang <wsa+renesas@sang-engineering.com> Subject: RE: [PATCH 2/4] ARM: dts: r7s72100: add mmcif to device tree Date: Fri, 16 Sep 2016 13:08:13 +0000 [thread overview] Message-ID: <SG2PR06MB11655B678F23E16AB93C9B008AF30@SG2PR06MB1165.apcprd06.prod.outlook.com> (raw) In-Reply-To: <CAMuHMdU6DKuxYUKNV_-FyczV-pPFpTLso=5HruWgNiXNOenVRQ@mail.gmail.com> Hi Geert, On 9/15/2016, Geert Uytterhoeven wrote: > > + interrupts = <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH > > + GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH>; > > The bindings do not say anything about interrupts (hence that should be > added). I'm sorry, I'm confused... Are you saying: A) I forgot to add something? B) As a general statement, the renesas,mmcif.txt file doesn't say anything about interrupts? > The driver handles either 1 combined or 2 separate interrupts. > The datasheet says MMC has 3 interrupt requests, though? The IP itself has 3 interrupts: #1. MMC0,299: Card detect #2. MMC1,300: Status Change #3. MMC2,301: Error Many of the 'Linux' SoC devices that use this MMC (SH4, R-Car) are only ever going to use eMMC, so the card detection portion of the IP was irrelevant. I agree this is the same case for the RZ/A (who would ever use an MMC card now a days?????) The 'smaller' SoCs kept it in (SH2A, RZ/A1) but the 'bigger' SoCs left it out (SH4A, R-Car). The only way to enable that interrupt is to write to the CE_DETECT register (offset 0x70) which the driver doesn't do. However....if you look in sh_mmcif.h, you'll see that same offset (0x70) is called CE_CLK_CTRL2 #define MMCIF_CE_CLK_CTRL2 0x00000070 Which it only writes to if 'clk_ctrl2_enable' is designated. if (host->clk_ctrl2_enable) sh_mmcif_writel(host->addr, MMCIF_CE_CLK_CTRL2, 0x0F0F0000); And, I see no Renesas SoC that ever sets that or would ever use it so I can't even tell you what SoC that was for (SH4, SH-Mobile, ARM) So after all that ranting...I see no need to support card detect for MMC for the RZ/A (or any future RZ) so I'd like to just leave it as is. Do you agree? Chris
next prev parent reply other threads:[~2016-09-16 13:08 UTC|newest] Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top 2016-09-15 19:34 [PATCH 0/4] r7s72100: dts: enable mmcif Chris Brandt 2016-09-15 19:34 ` [PATCH 1/4] ARM: dts: r7s72100: add mmcif clock to device tree Chris Brandt 2016-09-16 7:00 ` Geert Uytterhoeven 2016-09-16 9:36 ` Simon Horman [not found] ` <20160915193405.26943-1-chris.brandt-zM6kxYcvzFBBDgjK7y7TUQ@public.gmane.org> 2016-09-15 19:34 ` [PATCH 2/4] ARM: dts: r7s72100: add mmcif " Chris Brandt 2016-09-15 19:34 ` Chris Brandt [not found] ` <20160915193405.26943-3-chris.brandt-zM6kxYcvzFBBDgjK7y7TUQ@public.gmane.org> 2016-09-16 7:08 ` Geert Uytterhoeven 2016-09-16 7:08 ` Geert Uytterhoeven [not found] ` <CAMuHMdU6DKuxYUKNV_-FyczV-pPFpTLso=5HruWgNiXNOenVRQ-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org> 2016-09-16 13:08 ` Chris Brandt [this message] 2016-09-16 13:08 ` Chris Brandt 2016-09-19 15:26 ` Geert Uytterhoeven 2016-09-19 18:11 ` Chris Brandt 2016-09-15 19:34 ` [PATCH 3/4] mmc: sh_mmcif: Document r7s72100 DT bindings Chris Brandt 2016-09-16 7:01 ` Geert Uytterhoeven 2016-09-15 19:34 ` [PATCH 4/4] ARM: dts: rskrza1: add mmc DT support Chris Brandt [not found] ` <20160915193405.26943-5-chris.brandt-zM6kxYcvzFBBDgjK7y7TUQ@public.gmane.org> 2016-09-16 10:54 ` Sergei Shtylyov 2016-09-16 10:54 ` Sergei Shtylyov
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=SG2PR06MB11655B678F23E16AB93C9B008AF30@SG2PR06MB1165.apcprd06.prod.outlook.com \ --to=chris.brandt-zm6kxycvzfbbdgjk7y7tuq@public.gmane.org \ --cc=devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \ --cc=geert-Td1EMuHUCqxL1ZNQvxDV9g@public.gmane.org \ --cc=horms+renesas-/R6kz+dDXgpPR4JQBCEnsQ@public.gmane.org \ --cc=linux-renesas-soc-u79uwXL29TY76Z2rM5mHXA@public.gmane.org \ --cc=magnus.damm-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org \ --cc=mark.rutland-5wv7dgnIgG8@public.gmane.org \ --cc=robh+dt-DgEjT+Ai2ygdnm+yROfE0A@public.gmane.org \ --cc=wsa+renesas-jBu1N2QxHDJrcw3mvpCnnVaTQe2KTcn/@public.gmane.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.