From: Conor Dooley <conor.dooley@microchip.com> To: "Lad, Prabhakar" <prabhakar.csengg@gmail.com> Cc: Conor Dooley <conor@kernel.org>, Paul Walmsley <paul.walmsley@sifive.com>, Palmer Dabbelt <palmer@dabbelt.com>, Albert Ou <aou@eecs.berkeley.edu>, Geert Uytterhoeven <geert+renesas@glider.be>, Magnus Damm <magnus.damm@gmail.com>, Heiko Stuebner <heiko@sntech.de>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Guo Ren <guoren@kernel.org>, Jisheng Zhang <jszhang@kernel.org>, Atish Patra <atishp@rivosinc.com>, Anup Patel <apatel@ventanamicro.com>, Andrew Jones <ajones@ventanamicro.com>, Nathan Chancellor <nathan@kernel.org>, Philipp Tomsich <philipp.tomsich@vrull.eu>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-riscv@lists.infradead.org>, <linux-renesas-soc@vger.kernel.org>, Biju Das <biju.das.jz@bp.renesas.com>, Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Subject: Re: [PATCH v4 7/7] soc: renesas: Add L2 cache management for RZ/Five SoC Date: Fri, 25 Nov 2022 12:16:18 +0000 [thread overview] Message-ID: <Y4CyEkzn2rqRqx+t@wendy> (raw) In-Reply-To: <CA+V-a8uBrx-+S59_zMz6kyLurVs4z0f+WxuUKc8k3VQWuZYWWA@mail.gmail.com> On Fri, Nov 25, 2022 at 10:50:01AM +0000, Lad, Prabhakar wrote: > Hi Conor, > > Thank you for the review. > > On Thu, Nov 24, 2022 at 9:31 PM Conor Dooley <conor@kernel.org> wrote: > > But yeah, this is basically the sort of stuff that'd be nice to have in > > the previous patch! > > > Agreed, I'll include this in the binding patch too. I said "the previous patch" but I meant "the previous patch that I commented on the commit message for". I can hardly expect telepathy, so sorry for the poor wording.
WARNING: multiple messages have this Message-ID (diff)
From: Conor Dooley <conor.dooley@microchip.com> To: "Lad, Prabhakar" <prabhakar.csengg@gmail.com> Cc: Conor Dooley <conor@kernel.org>, Paul Walmsley <paul.walmsley@sifive.com>, Palmer Dabbelt <palmer@dabbelt.com>, Albert Ou <aou@eecs.berkeley.edu>, Geert Uytterhoeven <geert+renesas@glider.be>, Magnus Damm <magnus.damm@gmail.com>, Heiko Stuebner <heiko@sntech.de>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Guo Ren <guoren@kernel.org>, Jisheng Zhang <jszhang@kernel.org>, Atish Patra <atishp@rivosinc.com>, Anup Patel <apatel@ventanamicro.com>, Andrew Jones <ajones@ventanamicro.com>, Nathan Chancellor <nathan@kernel.org>, Philipp Tomsich <philipp.tomsich@vrull.eu>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-riscv@lists.infradead.org>, <linux-renesas-soc@vger.kernel.org>, Biju Das <biju.das.jz@bp.renesas.com>, Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Subject: Re: [PATCH v4 7/7] soc: renesas: Add L2 cache management for RZ/Five SoC Date: Fri, 25 Nov 2022 12:16:18 +0000 [thread overview] Message-ID: <Y4CyEkzn2rqRqx+t@wendy> (raw) In-Reply-To: <CA+V-a8uBrx-+S59_zMz6kyLurVs4z0f+WxuUKc8k3VQWuZYWWA@mail.gmail.com> On Fri, Nov 25, 2022 at 10:50:01AM +0000, Lad, Prabhakar wrote: > Hi Conor, > > Thank you for the review. > > On Thu, Nov 24, 2022 at 9:31 PM Conor Dooley <conor@kernel.org> wrote: > > But yeah, this is basically the sort of stuff that'd be nice to have in > > the previous patch! > > > Agreed, I'll include this in the binding patch too. I said "the previous patch" but I meant "the previous patch that I commented on the commit message for". I can hardly expect telepathy, so sorry for the poor wording. _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2022-11-25 12:17 UTC|newest] Thread overview: 124+ messages / expand[flat|nested] mbox.gz Atom feed top 2022-11-24 17:22 [PATCH v4 0/7] AX45MP: Add support to non-coherent DMA Prabhakar 2022-11-24 17:22 ` Prabhakar 2022-11-24 17:22 ` [PATCH v4 1/7] riscv: asm: alternative-macros: Introduce ALTERNATIVE_3() macro Prabhakar 2022-11-24 17:22 ` Prabhakar 2022-11-24 18:06 ` Heiko Stübner 2022-11-24 18:06 ` Heiko Stübner 2022-11-24 19:52 ` Conor Dooley 2022-11-24 19:52 ` Conor Dooley 2022-11-24 19:58 ` Heiko Stübner 2022-11-24 19:58 ` Heiko Stübner 2022-11-24 20:05 ` Conor Dooley 2022-11-24 20:05 ` Conor Dooley 2022-11-24 20:08 ` Conor Dooley 2022-11-24 20:08 ` Conor Dooley 2022-11-24 20:44 ` Heiko Stübner 2022-11-24 20:44 ` Heiko Stübner 2022-11-25 11:44 ` Andrew Jones 2022-11-25 11:44 ` Andrew Jones 2022-11-25 10:02 ` Lad, Prabhakar 2022-11-25 10:02 ` Lad, Prabhakar 2022-11-25 10:20 ` Heiko Stübner 2022-11-25 10:20 ` Heiko Stübner 2022-11-25 10:36 ` Lad, Prabhakar 2022-11-25 10:36 ` Lad, Prabhakar 2022-11-24 17:22 ` [PATCH v4 2/7] riscv: asm: vendorid_list: Add Andes Technology to the vendors list Prabhakar 2022-11-24 17:22 ` Prabhakar 2022-11-24 18:06 ` Heiko Stübner 2022-11-24 18:06 ` Heiko Stübner 2022-11-24 20:09 ` Conor Dooley 2022-11-24 20:09 ` Conor Dooley 2022-11-24 17:22 ` [PATCH v4 3/7] riscv: errata: Add Andes alternative ports Prabhakar 2022-11-24 17:22 ` Prabhakar 2022-11-24 18:24 ` Heiko Stübner 2022-11-24 18:24 ` Heiko Stübner 2022-11-24 19:14 ` Lad, Prabhakar 2022-11-24 19:14 ` Lad, Prabhakar 2022-11-24 20:21 ` Conor Dooley 2022-11-24 20:21 ` Conor Dooley 2022-11-25 10:08 ` Lad, Prabhakar 2022-11-25 10:08 ` Lad, Prabhakar 2022-11-24 17:22 ` [PATCH DO NOT REVIEW v4 4/7] riscv: errata: andes: Fix auipc-jalr addresses in patched alternatives Prabhakar 2022-11-24 17:22 ` Prabhakar 2022-11-25 1:08 ` Guo Ren 2022-11-25 1:08 ` Guo Ren 2022-11-25 10:10 ` Lad, Prabhakar 2022-11-25 10:10 ` Lad, Prabhakar 2022-11-24 17:22 ` [PATCH v4 5/7] riscv: mm: dma-noncoherent: Pass direction and operation to ALT_CMO_OP() Prabhakar 2022-11-24 17:22 ` Prabhakar 2022-11-24 18:29 ` Heiko Stübner 2022-11-24 18:29 ` Heiko Stübner 2022-11-24 19:18 ` Lad, Prabhakar 2022-11-24 19:18 ` Lad, Prabhakar 2022-11-25 18:49 ` Samuel Holland 2022-11-25 18:49 ` Samuel Holland 2022-11-25 20:53 ` Lad, Prabhakar 2022-11-25 20:53 ` Lad, Prabhakar 2022-11-24 17:22 ` [PATCH v4 6/7] dt-bindings: cache: r9a07g043f-l2-cache: Add DT binding documentation for L2 cache controller Prabhakar 2022-11-24 17:22 ` Prabhakar 2022-11-25 8:16 ` Krzysztof Kozlowski 2022-11-25 8:16 ` Krzysztof Kozlowski 2022-11-25 10:34 ` Lad, Prabhakar 2022-11-25 10:34 ` Lad, Prabhakar 2022-11-25 11:17 ` Geert Uytterhoeven 2022-11-25 11:17 ` Geert Uytterhoeven 2022-11-25 11:45 ` Lad, Prabhakar 2022-11-25 11:45 ` Lad, Prabhakar 2022-11-25 12:12 ` Krzysztof Kozlowski 2022-11-25 12:12 ` Krzysztof Kozlowski 2022-11-25 12:25 ` Conor Dooley 2022-11-25 12:25 ` Conor Dooley 2022-11-25 12:51 ` Lad, Prabhakar 2022-11-25 12:51 ` Lad, Prabhakar 2022-11-25 13:24 ` Conor Dooley 2022-11-25 13:24 ` Conor Dooley 2022-11-25 15:55 ` Krzysztof Kozlowski 2022-11-25 15:55 ` Krzysztof Kozlowski 2022-11-25 16:50 ` Conor Dooley 2022-11-25 16:50 ` Conor Dooley 2022-11-25 18:18 ` Lad, Prabhakar 2022-11-25 18:18 ` Lad, Prabhakar 2022-11-24 17:22 ` [PATCH v4 7/7] soc: renesas: Add L2 cache management for RZ/Five SoC Prabhakar 2022-11-24 17:22 ` Prabhakar 2022-11-24 18:30 ` Heiko Stübner 2022-11-24 18:30 ` Heiko Stübner 2022-11-24 19:56 ` Lad, Prabhakar 2022-11-24 19:56 ` Lad, Prabhakar 2022-11-24 20:47 ` Heiko Stübner 2022-11-24 20:47 ` Heiko Stübner 2022-11-24 21:31 ` Conor Dooley 2022-11-24 21:31 ` Conor Dooley 2022-11-24 21:34 ` Conor Dooley 2022-11-24 21:34 ` Conor Dooley 2022-11-25 10:50 ` Lad, Prabhakar 2022-11-25 10:50 ` Lad, Prabhakar 2022-11-25 12:16 ` Conor Dooley [this message] 2022-11-25 12:16 ` Conor Dooley 2022-11-25 19:43 ` Samuel Holland 2022-11-25 19:43 ` Samuel Holland 2022-11-26 21:09 ` Lad, Prabhakar 2022-11-26 21:09 ` Lad, Prabhakar 2022-11-27 9:55 ` Geert Uytterhoeven 2022-11-27 9:55 ` Geert Uytterhoeven 2022-11-28 12:08 ` Lad, Prabhakar 2022-11-28 12:08 ` Lad, Prabhakar 2022-11-29 5:48 ` Samuel Holland 2022-11-29 5:48 ` Samuel Holland 2022-11-29 5:58 ` Samuel Holland 2022-11-29 5:58 ` Samuel Holland 2022-12-01 11:30 ` Lad, Prabhakar 2022-12-01 11:30 ` Lad, Prabhakar 2022-11-24 19:41 ` [PATCH v4 0/7] AX45MP: Add support to non-coherent DMA Conor Dooley 2022-11-24 19:41 ` Conor Dooley 2022-11-24 19:52 ` Lad, Prabhakar 2022-11-24 19:52 ` Lad, Prabhakar 2022-11-24 19:59 ` Conor Dooley 2022-11-24 19:59 ` Conor Dooley 2022-11-25 9:04 ` Geert Uytterhoeven 2022-11-25 9:04 ` Geert Uytterhoeven 2022-11-25 10:51 ` Lad, Prabhakar 2022-11-25 10:51 ` Lad, Prabhakar 2022-12-01 23:36 ` Conor Dooley 2022-12-01 23:36 ` Conor Dooley 2022-12-02 9:38 ` Lad, Prabhakar 2022-12-02 9:38 ` Lad, Prabhakar
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=Y4CyEkzn2rqRqx+t@wendy \ --to=conor.dooley@microchip.com \ --cc=ajones@ventanamicro.com \ --cc=aou@eecs.berkeley.edu \ --cc=apatel@ventanamicro.com \ --cc=atishp@rivosinc.com \ --cc=biju.das.jz@bp.renesas.com \ --cc=conor@kernel.org \ --cc=devicetree@vger.kernel.org \ --cc=geert+renesas@glider.be \ --cc=guoren@kernel.org \ --cc=heiko@sntech.de \ --cc=jszhang@kernel.org \ --cc=krzysztof.kozlowski+dt@linaro.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-renesas-soc@vger.kernel.org \ --cc=linux-riscv@lists.infradead.org \ --cc=magnus.damm@gmail.com \ --cc=nathan@kernel.org \ --cc=palmer@dabbelt.com \ --cc=paul.walmsley@sifive.com \ --cc=philipp.tomsich@vrull.eu \ --cc=prabhakar.csengg@gmail.com \ --cc=prabhakar.mahadev-lad.rj@bp.renesas.com \ --cc=robh+dt@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.