All of lore.kernel.org
 help / color / mirror / Atom feed
From: Andrey Grodzovsky <Andrey.Grodzovsky@amd.com>
To: "Ma, Le" <Le.Ma@amd.com>,
	"dri-devel@lists.freedesktop.org"
	<dri-devel@lists.freedesktop.org>,
	"amd-gfx@lists.freedesktop.org" <amd-gfx@lists.freedesktop.org>
Cc: "Deucher, Alexander" <Alexander.Deucher@amd.com>,
	"Quan, Evan" <Evan.Quan@amd.com>,
	"Zhang, Hawking" <Hawking.Zhang@amd.com>
Subject: Re: [RESEND PATCH 2/5] drm: Add Reusable task barrier.
Date: Thu, 12 Dec 2019 10:07:20 -0500	[thread overview]
Message-ID: <a45930cd-f021-ee63-c44d-8bef569e3f9f@amd.com> (raw)
In-Reply-To: <MN2PR12MB4285F713BEE4E4BC2E3F3F39F6550@MN2PR12MB4285.namprd12.prod.outlook.com>


[-- Attachment #1.1: Type: text/plain, Size: 5816 bytes --]


On 12/11/19 11:04 PM, Ma, Le wrote:
>
> [AMD Official Use Only - Internal Distribution Only]
>
> -----Original Message-----
> From: Andrey Grodzovsky <andrey.grodzovsky@amd.com>
> Sent: Thursday, December 12, 2019 4:39 AM
> To: dri-devel@lists.freedesktop.org; amd-gfx@lists.freedesktop.org
> Cc: Deucher, Alexander <Alexander.Deucher@amd.com>; Ma, Le 
> <Le.Ma@amd.com>; Zhang, Hawking <Hawking.Zhang@amd.com>; Quan, Evan 
> <Evan.Quan@amd.com>; Grodzovsky, Andrey <Andrey.Grodzovsky@amd.com>
> Subject: [RESEND PATCH 2/5] drm: Add Reusable task barrier.
>
> It is used to synchronize N threads at a rendevouz point before 
> execution of critical code that has to be started by all the threads 
> at approximatly the same time.
>
> Signed-off-by: Andrey Grodzovsky <andrey.grodzovsky@amd.com 
> <mailto:andrey.grodzovsky@amd.com>>
>
> ---
>
> include/drm/task_barrier.h | 106 
> +++++++++++++++++++++++++++++++++++++++++++++
>
> 1 file changed, 106 insertions(+)
>
> create mode 100644 include/drm/task_barrier.h
>
> diff --git a/include/drm/task_barrier.h b/include/drm/task_barrier.h 
> new file mode 100644 index 0000000..81fb0f7
>
> --- /dev/null
>
> +++ b/include/drm/task_barrier.h
>
> @@ -0,0 +1,106 @@
>
> +/*
>
> + * Copyright 2019 Advanced Micro Devices, Inc.
>
> + *
>
> + * Permission is hereby granted, free of charge, to any person
>
> +obtaining a
>
> + * copy of this software and associated documentation files (the
>
> +"Software"),
>
> + * to deal in the Software without restriction, including without
>
> +limitation
>
> + * the rights to use, copy, modify, merge, publish, distribute,
>
> +sublicense,
>
> + * and/or sell copies of the Software, and to permit persons to whom
>
> +the
>
> + * Software is furnished to do so, subject to the following conditions:
>
> + *
>
> + * The above copyright notice and this permission notice shall be
>
> +included in
>
> + * all copies or substantial portions of the Software.
>
> + *
>
> + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
>
> +EXPRESS OR
>
> + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
>
> +MERCHANTABILITY,
>
> + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT
>
> +SHALL
>
> + * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM,
>
> +DAMAGES OR
>
> + * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
>
> +OTHERWISE,
>
> + * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE
>
> +OR
>
> + * OTHER DEALINGS IN THE SOFTWARE.
>
> + *
>
> + */
>
> +#include <linux/semaphore.h>
>
> +#include <linux/atomic.h>
>
> +
>
> +/*
>
> + * Reusable 2 PHASE task barrier (randevouz point) implementation for 
> N tasks.
>
> + * Based on the Little book of sempahores -
>
> +https://greenteapress.com/wp/semaphores/
>
> + */
>
> +
>
> +
>
> +
>
> +#ifndef DRM_TASK_BARRIER_H_
>
> +#define DRM_TASK_BARRIER_H_
>
> +
>
> [Le]: It might be better to prefix “drm_” to the functions and 
> structure below, even this header file name.
>

I am not sure about this - see the example of spsc_queue we added for 
GPU scheduler use. I just followed it as an example of where to place 
the structure. There is nothing DRM specific about spsc_queue or 
task_barrier, they are generic constructs that we place in DRM subsystem 
for common use.


> +/*
>
> + * Represents an instance of a task barrier.
>
> + */
>
> +struct task_barrier {
>
> +          unsigned int n;
>
> [Le]: We can define it as signed type here for more common use.
>

This is a counter of number of tasks/threads to synchronize in the 
barrier it cannot go bellow 0

Andrey


> +          atomic_t count;
>
> +          struct semaphore enter_turnstile;
>
> +          struct semaphore exit_turnstile;
>
> +};
>
> +
>
> +static inline void task_barrier_signal_turnstile(struct semaphore 
> *turnstile,
>
> + unsigned int n)
>
> +{
>
> +          int i;
>
> +
>
> +          for (i = 0 ; i < n; i++)
>
> +                      up(turnstile);
>
> +}
>
> +
>
> +static inline void task_barrier_init(struct task_barrier *tb) {
>
> +          tb->n = 0;
>
> +          atomic_set(&tb->count, 0);
>
> + sema_init(&tb->enter_turnstile, 0);
>
> + sema_init(&tb->exit_turnstile, 0);
>
> +}
>
> +
>
> +static inline void task_barrier_add_task(struct task_barrier *tb) {
>
> +          tb->n++;
>
> +}
>
> +
>
> +static inline void task_barrier_rem_task(struct task_barrier *tb) {
>
> +          tb->n--;
>
> +}
>
> +
>
> +/*
>
> + * Lines up all the threads BEFORE the critical point.
>
> + *
>
> + * When all thread passed this code the entry barrier is back to 
> locked state.
>
> + */
>
> +static inline void task_barrier_enter(struct task_barrier *tb) {
>
> +          if (atomic_inc_return(&tb->count) == tb->n)
>
> + task_barrier_signal_turnstile(&tb->enter_turnstile, tb->n);
>
> +
>
> + down(&tb->enter_turnstile);
>
> +}
>
> +
>
> +/*
>
> + * Lines up all the threads AFTER the critical point.
>
> + *
>
> + * This function is used to avoid any one thread running ahead of the
>
> +reset if
>
> [Le]: No need to mention “reset” here.
>
> With the above addressed, Acked-by: Le Ma Le.Ma@amd.com 
> <mailto:Le.Ma@amd.com>
>
> Regards,
>
> Ma Le
>
> + * the barrier is used in a loop (repeatedly) .
>
> + */
>
> +static inline void task_barrier_exit(struct task_barrier *tb) {
>
> +          if (atomic_dec_return(&tb->count) == 0)
>
> + task_barrier_signal_turnstile(&tb->exit_turnstile, tb->n);
>
> +
>
> + down(&tb->exit_turnstile);
>
> +}
>
> +
>
> +static inline void task_barrier_full(struct task_barrier *tb) {
>
> +          task_barrier_enter(tb);
>
> +          task_barrier_exit(tb);
>
> +}
>
> +
>
> +#endif
>
> --
>
> 2.7.4
>

[-- Attachment #1.2: Type: text/html, Size: 19692 bytes --]

[-- Attachment #2: Type: text/plain, Size: 160 bytes --]

_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel

WARNING: multiple messages have this Message-ID (diff)
From: Andrey Grodzovsky <Andrey.Grodzovsky@amd.com>
To: "Ma, Le" <Le.Ma@amd.com>,
	"dri-devel@lists.freedesktop.org"
	<dri-devel@lists.freedesktop.org>,
	"amd-gfx@lists.freedesktop.org" <amd-gfx@lists.freedesktop.org>
Cc: "Deucher, Alexander" <Alexander.Deucher@amd.com>,
	"Quan, Evan" <Evan.Quan@amd.com>,
	"Zhang, Hawking" <Hawking.Zhang@amd.com>
Subject: Re: [RESEND PATCH 2/5] drm: Add Reusable task barrier.
Date: Thu, 12 Dec 2019 10:07:20 -0500	[thread overview]
Message-ID: <a45930cd-f021-ee63-c44d-8bef569e3f9f@amd.com> (raw)
In-Reply-To: <MN2PR12MB4285F713BEE4E4BC2E3F3F39F6550@MN2PR12MB4285.namprd12.prod.outlook.com>


[-- Attachment #1.1: Type: text/plain, Size: 5816 bytes --]


On 12/11/19 11:04 PM, Ma, Le wrote:
>
> [AMD Official Use Only - Internal Distribution Only]
>
> -----Original Message-----
> From: Andrey Grodzovsky <andrey.grodzovsky@amd.com>
> Sent: Thursday, December 12, 2019 4:39 AM
> To: dri-devel@lists.freedesktop.org; amd-gfx@lists.freedesktop.org
> Cc: Deucher, Alexander <Alexander.Deucher@amd.com>; Ma, Le 
> <Le.Ma@amd.com>; Zhang, Hawking <Hawking.Zhang@amd.com>; Quan, Evan 
> <Evan.Quan@amd.com>; Grodzovsky, Andrey <Andrey.Grodzovsky@amd.com>
> Subject: [RESEND PATCH 2/5] drm: Add Reusable task barrier.
>
> It is used to synchronize N threads at a rendevouz point before 
> execution of critical code that has to be started by all the threads 
> at approximatly the same time.
>
> Signed-off-by: Andrey Grodzovsky <andrey.grodzovsky@amd.com 
> <mailto:andrey.grodzovsky@amd.com>>
>
> ---
>
> include/drm/task_barrier.h | 106 
> +++++++++++++++++++++++++++++++++++++++++++++
>
> 1 file changed, 106 insertions(+)
>
> create mode 100644 include/drm/task_barrier.h
>
> diff --git a/include/drm/task_barrier.h b/include/drm/task_barrier.h 
> new file mode 100644 index 0000000..81fb0f7
>
> --- /dev/null
>
> +++ b/include/drm/task_barrier.h
>
> @@ -0,0 +1,106 @@
>
> +/*
>
> + * Copyright 2019 Advanced Micro Devices, Inc.
>
> + *
>
> + * Permission is hereby granted, free of charge, to any person
>
> +obtaining a
>
> + * copy of this software and associated documentation files (the
>
> +"Software"),
>
> + * to deal in the Software without restriction, including without
>
> +limitation
>
> + * the rights to use, copy, modify, merge, publish, distribute,
>
> +sublicense,
>
> + * and/or sell copies of the Software, and to permit persons to whom
>
> +the
>
> + * Software is furnished to do so, subject to the following conditions:
>
> + *
>
> + * The above copyright notice and this permission notice shall be
>
> +included in
>
> + * all copies or substantial portions of the Software.
>
> + *
>
> + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
>
> +EXPRESS OR
>
> + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
>
> +MERCHANTABILITY,
>
> + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT
>
> +SHALL
>
> + * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM,
>
> +DAMAGES OR
>
> + * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
>
> +OTHERWISE,
>
> + * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE
>
> +OR
>
> + * OTHER DEALINGS IN THE SOFTWARE.
>
> + *
>
> + */
>
> +#include <linux/semaphore.h>
>
> +#include <linux/atomic.h>
>
> +
>
> +/*
>
> + * Reusable 2 PHASE task barrier (randevouz point) implementation for 
> N tasks.
>
> + * Based on the Little book of sempahores -
>
> +https://greenteapress.com/wp/semaphores/
>
> + */
>
> +
>
> +
>
> +
>
> +#ifndef DRM_TASK_BARRIER_H_
>
> +#define DRM_TASK_BARRIER_H_
>
> +
>
> [Le]: It might be better to prefix “drm_” to the functions and 
> structure below, even this header file name.
>

I am not sure about this - see the example of spsc_queue we added for 
GPU scheduler use. I just followed it as an example of where to place 
the structure. There is nothing DRM specific about spsc_queue or 
task_barrier, they are generic constructs that we place in DRM subsystem 
for common use.


> +/*
>
> + * Represents an instance of a task barrier.
>
> + */
>
> +struct task_barrier {
>
> +          unsigned int n;
>
> [Le]: We can define it as signed type here for more common use.
>

This is a counter of number of tasks/threads to synchronize in the 
barrier it cannot go bellow 0

Andrey


> +          atomic_t count;
>
> +          struct semaphore enter_turnstile;
>
> +          struct semaphore exit_turnstile;
>
> +};
>
> +
>
> +static inline void task_barrier_signal_turnstile(struct semaphore 
> *turnstile,
>
> + unsigned int n)
>
> +{
>
> +          int i;
>
> +
>
> +          for (i = 0 ; i < n; i++)
>
> +                      up(turnstile);
>
> +}
>
> +
>
> +static inline void task_barrier_init(struct task_barrier *tb) {
>
> +          tb->n = 0;
>
> +          atomic_set(&tb->count, 0);
>
> + sema_init(&tb->enter_turnstile, 0);
>
> + sema_init(&tb->exit_turnstile, 0);
>
> +}
>
> +
>
> +static inline void task_barrier_add_task(struct task_barrier *tb) {
>
> +          tb->n++;
>
> +}
>
> +
>
> +static inline void task_barrier_rem_task(struct task_barrier *tb) {
>
> +          tb->n--;
>
> +}
>
> +
>
> +/*
>
> + * Lines up all the threads BEFORE the critical point.
>
> + *
>
> + * When all thread passed this code the entry barrier is back to 
> locked state.
>
> + */
>
> +static inline void task_barrier_enter(struct task_barrier *tb) {
>
> +          if (atomic_inc_return(&tb->count) == tb->n)
>
> + task_barrier_signal_turnstile(&tb->enter_turnstile, tb->n);
>
> +
>
> + down(&tb->enter_turnstile);
>
> +}
>
> +
>
> +/*
>
> + * Lines up all the threads AFTER the critical point.
>
> + *
>
> + * This function is used to avoid any one thread running ahead of the
>
> +reset if
>
> [Le]: No need to mention “reset” here.
>
> With the above addressed, Acked-by: Le Ma Le.Ma@amd.com 
> <mailto:Le.Ma@amd.com>
>
> Regards,
>
> Ma Le
>
> + * the barrier is used in a loop (repeatedly) .
>
> + */
>
> +static inline void task_barrier_exit(struct task_barrier *tb) {
>
> +          if (atomic_dec_return(&tb->count) == 0)
>
> + task_barrier_signal_turnstile(&tb->exit_turnstile, tb->n);
>
> +
>
> + down(&tb->exit_turnstile);
>
> +}
>
> +
>
> +static inline void task_barrier_full(struct task_barrier *tb) {
>
> +          task_barrier_enter(tb);
>
> +          task_barrier_exit(tb);
>
> +}
>
> +
>
> +#endif
>
> --
>
> 2.7.4
>

[-- Attachment #1.2: Type: text/html, Size: 19692 bytes --]

[-- Attachment #2: Type: text/plain, Size: 154 bytes --]

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx

  reply	other threads:[~2019-12-12 15:07 UTC|newest]

Thread overview: 24+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-12-11 20:38 [RESEND PATCH 1/5] drm/amdgpu: reverts commit b01245ff54db66073b104ac9d9fbefb7b264b36d Andrey Grodzovsky
2019-12-11 20:38 ` Andrey Grodzovsky
2019-12-11 20:38 ` [RESEND PATCH 2/5] drm: Add Reusable task barrier Andrey Grodzovsky
2019-12-11 20:38   ` Andrey Grodzovsky
2019-12-12  4:04   ` Ma, Le
2019-12-12  4:04     ` Ma, Le
2019-12-12 15:07     ` Andrey Grodzovsky [this message]
2019-12-12 15:07       ` Andrey Grodzovsky
2019-12-11 20:38 ` [RESEND PATCH 3/5] drm/amdgpu: Add task barrier to XGMI hive Andrey Grodzovsky
2019-12-11 20:38   ` Andrey Grodzovsky
2019-12-12  4:04   ` Ma, Le
2019-12-12  4:04     ` Ma, Le
2019-12-11 20:38 ` [RESEND PATCH 4/5] Subject: drm/amdgpu: Redo XGMI reset synchronization Andrey Grodzovsky
2019-12-11 20:38   ` Andrey Grodzovsky
2019-12-12  4:05   ` Ma, Le
2019-12-12  4:05     ` Ma, Le
2019-12-12 15:20     ` Andrey Grodzovsky
2019-12-12 15:20       ` Andrey Grodzovsky
2019-12-11 20:38 ` [RESEND PATCH 5/5] drm/amdgpu: Switch from system_highpri_wq to system_unbound_wq Andrey Grodzovsky
2019-12-11 20:38   ` Andrey Grodzovsky
2019-12-12  4:05   ` Ma, Le
2019-12-12  4:05     ` Ma, Le
2019-12-12  4:04 ` [RESEND PATCH 1/5] drm/amdgpu: reverts commit b01245ff54db66073b104ac9d9fbefb7b264b36d Ma, Le
2019-12-12  4:04   ` Ma, Le

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=a45930cd-f021-ee63-c44d-8bef569e3f9f@amd.com \
    --to=andrey.grodzovsky@amd.com \
    --cc=Alexander.Deucher@amd.com \
    --cc=Evan.Quan@amd.com \
    --cc=Hawking.Zhang@amd.com \
    --cc=Le.Ma@amd.com \
    --cc=amd-gfx@lists.freedesktop.org \
    --cc=dri-devel@lists.freedesktop.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.